Filter Results:
- Xcelium Logic Simulation (16)
- System Design and Verification (13)
- Simulation and Testbench Verification (11)
- Xcelium Simulation on Arm-Based Servers (7)
- Palladium Z1 Series (6)
- JaperGold Verification Platform (5)
- Incisive vManager Solution (5)
- Protium S1 FPGA-Based Prototyping Platform (4)
- Perspec System Verifier (3)
- Voltus IC Power Integrity Solution (3)
- Genus Synthesis Solution (3)
- Tempus Timing Signoff Solution (3)
- Innovus Implementation System (3)
- Acceleration and Emulation (3)
- Indago Debug Platform (3)
- FPGA-based Prototyping (3)
- Protium X1 Enterprise Prototyping Platform (3)
- Debug Analysis (2)
- Indago Portable Stimulus Debug App (2)
- Indago Debug Analyzer App (2)
- Virtuoso Liberate (2)
- Indago Embedded Software Debug App (2)
- Indago Protocol Debug App (2)
- Verification IP (2)
- Modus Test Solution (2)
- Protium FPGA-Based Prototyping Platform (2)
- Digital Design and Signoff (2)
- Quantus QRC Extraction (2)
- Virtuoso ADE Product Suite (2)
- Legato Reliability Solution (2)
- Planning and Management (2)
- Legato Reliability Solution Advanced Aging (1)
- Block Implementation (1)
- Equivalence Checker (1)
- Synthesis (1)
- Silicon Signoff (1)
- Test (1)
- PCB Design and Analysis (1)
- Allegro Design Authoring (1)
- Allegro Design Entry Capture Capture CIS (1)
- Allegro Design Publisher (1)
- Allegro Design Workbench - REMOVE product renamed to Allegro EDMand added to Library categ (1)
- Allegro FPGA System Planner (1)
- Allegro Librarian - DUPLICATE-doesn't belong here (1)
- Allegro PCB Designer - REMOVE, duplicate of the correct one in PCB Layout (1)
- Allegro PCB SI (1)
- Allegro PSpice Simulator (1)
- Allegro PCB Analog RF Option (1)
- Allegro ECAD-MCAD Library Creator (1)
- Allegro EDM (1)
- Allegro PCB Librarian (1)
- PCB Layout (1)
- Allegro PCB Analog RF Option (1)
- Allegro PCB Design Routing Technology Options (1)
- Allegro PCB Designer (1)
- Allegro PCB DesignTrue DFM Technology (1)
- Allegro PCB Symphony Team Design Option (1)
- Rigid Flex (1)
- Allegro PCB Miniaturization Option (1)
- Allegro PCB Team Design Option (1)
- OrCAD PC Designer (1)
- Palladium XP Series (1)
- Liberate Trio Characterization Suite (1)
- Formal and Static Verification (1)
- Characterization (1)
- JasperGold Formal Property Verification App (1)
- JasperGold Assertion-Based Verification IP (1)
- Library Validation (1)
- JasperGold Behavioral Property Synthesis App (1)
- JasperGold Clock Domain Crossing App (1)
- JasperGold Connectivity Verification App (1)
- JasperGold Control and Status Register App (1)
- JasperGold Control and Status Register App (1)
- JasperGold Coverage Unreachability App (1)
- JasperGold Design Coverage Verification App (1)
- JasperGold Low-Power Verification App (1)
- JasperGold Security Path Verification App (1)
- JasperGold Sequential Equivalence Checking App (1)
- JasperGold Superlint App (1)
- JasperGold X-Propagation Verification App (1)
Innovative HPC and Verification Technology Speed SoC Development Technical BriefBy porting Cadence Xcelium Parallel Logic Simulation to Arm-based servers, we are providing the electronics industry with the tooling that can exploit innovative HPC servers to speed the verification of th...
1 MB
|
Cadence Delivers Machine Learning-Optimized Xcelium Logic Simulation with up to 5X Faster RegressionsCadence today announced the Cadence Xcelium Logic Simulator has been enhanced with machine learning technology, called Xcelium ML, to increase verification throughput.
12 Aug 2020
|
Xcelium for Fast Simulation and ThroughputSimulation is the long established workhorse for verification, but it needs to keep up with demands of modern SoC design. You need a simulator that provides best-in-class core engine performance for System...
03 Aug 2020
|
Cadence Delivers Verification ThroughputWatch Paul Cunningham explain how Cadence offers our customers and partners a verification flow that delivers the absolute highest verification throughput in our industry.
11 Aug 2020
|
Get up to 5x increase in verification regression throughput with Cadence Xcelium-MLYour designs are getting bigger, verification is consuming thousands of CPU hours, and verification closure takes longer than ever. You need to improve regression efficiency to increase your throughput and...
31 Jul 2020
|
Cadence Delivers Industry-Leading Logic SimulationListen to Alok Jain, VP of Engineering, as he explains investments Cadence has made to the Xcelium simulator to achieve verification leadership with single-core performance, multi-core simulation, value-ad...
11 Aug 2020
|
Cadence Introduces Xcelium MLLearn from Cadence Sr Software Architect, Yoshi Watanabe, how Xcelium Simulation has been enhanced with new machine learning technology to enable up to 5X faster randomized regressions.
19 Aug 2020
|
Cadence Optimizes Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device DevelopmentCadence announced that it has broadened its long-standing collaboration with Arm to advance the development of mobile devices based on the Arm Cortex-A78 and Cortex-X1 CPUs.
26 May 2020
|
Introduction to vManager High Availability ArchitectureA brief 10 minute introduction to the vManager High Availability architecture that provides improved reliability, is scalable across multiple sites, and introduces a simplified license model. Learn more>> ...
07 May 2020
|
Prototyping Billion-Gate Designs with Protium X1 Prototyping SystemFPGA-based prototyping certainly isn’t new. And our needs for early firmware and software development, memory modeling, and advanced data capture haven’t gotten any better—if anything, they have gotten wor...
23 Apr 2020
|
|
Display:
|