Filter Results:
- Xcelium Logic Simulation (31)
- System Design and Verification (23)
- Simulation and Testbench Verification (18)
- Xcelium Simulation on Arm-Based Servers (7)
- Palladium Z1 Series (6)
- JaperGold Verification Platform (6)
- Incisive vManager Solution (6)
- Protium S1 FPGA-Based Prototyping Platform (4)
- Virtuoso ADE Product Suite (3)
- Tempus Timing Signoff Solution (3)
- Genus Synthesis Solution (3)
- Voltus IC Power Integrity Solution (3)
- Innovus Implementation System (3)
- Indago Debug Platform (3)
- Acceleration and Emulation (2)
- Virtuoso Liberate (2)
- Verification IP (2)
- Protium X1 Enterprise Prototyping Platform (2)
- Legato Reliability Solution (2)
- Modus Test Solution (2)
- Digital Design and Signoff (2)
- Quantus QRC Extraction (2)
- Perspec System Verifier (2)
- Spectre Circuit Simulator (1)
- Virtuoso Liberate AMS (1)
- Virtuoso Liberate LV (1)
- Virtuoso Liberate MX (1)
- Virtuoso ADE Assembler (1)
- Virtuoso ADE Explorer (1)
- Virtuoso ADE Verifier (1)
- Spectre Simulation Platform (1)
- Spectre X Simulator (1)
- Legato Reliability Solution Advanced Aging (1)
- Block Implementation (1)
- Equivalence Checker (1)
- Synthesis (1)
- Silicon Signoff (1)
- Test (1)
- PCB Design and Analysis (1)
- Allegro Design Authoring (1)
- Allegro Design Entry Capture Capture CIS (1)
- Allegro Design Publisher (1)
- Allegro Design Workbench - REMOVE product renamed to Allegro EDMand added to Library categ (1)
- Allegro FPGA System Planner (1)
- Allegro Librarian - DUPLICATE-doesn't belong here (1)
- Allegro PCB Designer - REMOVE, duplicate of the correct one in PCB Layout (1)
- Allegro PCB SI (1)
- Allegro PSpice Simulator (1)
- OrCAD PSpice Designer (1)
- Allegro PCB Analog RF Option (1)
- Allegro ECAD-MCAD Library Creator (1)
- Allegro EDM (1)
- Allegro PCB Librarian (1)
- PCB Layout (1)
- Allegro PCB Analog RF Option (1)
- Allegro PCB Design Routing Technology Options (1)
- Allegro PCB Designer (1)
- Allegro PCB DesignTrue DFM Technology (1)
- Allegro PCB Symphony Team Design Option (1)
- Rigid Flex (1)
- Allegro PCB Miniaturization Option (1)
- Allegro PCB Team Design Option (1)
- OrCAD PC Designer (1)
- Debug Analysis (1)
- Indago Portable Stimulus Debug App (1)
- Indago Debug Analyzer App (1)
- Indago Protocol Debug App (1)
- Formal and Static Verification (1)
- JasperGold Formal Property Verification App (1)
- JasperGold Assertion-Based Verification IP (1)
- JasperGold Automatic Formal Linting App (1)
- JasperGold Behavioral Property Synthesis App (1)
- JasperGold Clock Domain Crossing App (1)
- JasperGold Connectivity Verification App (1)
Speed Up Your Mixed-Signal Verification with Spectre X Simulator
1 MB
|
Finding Hidden Randomization Tricks with Machine Learning
1 MB
|
Innovative HPC and Verification Technology Speed SoC Development Technical BriefBy porting Cadence Xcelium Parallel Logic Simulation to Arm-based servers, we are providing the electronics industry with the tooling that can exploit innovative HPC servers to speed the verification of th...
1 MB
|
Xcelium for Fast Simulation and ThroughputSimulation is the long established workhorse for verification, but it needs to keep up with demands of modern SoC design. You need a simulator that provides best-in-class core engine performance for System...
01 Dec 2020
|
Cadence Delivers Verification ThroughputWatch Paul Cunningham explain how Cadence offers our customers and partners a verification flow that delivers the absolute highest verification throughput in our industry.
01 Dec 2020
|
Xcelium Parallel Simulator on Cavium Arm-based ThunderX2Watch the Xcelium Parallel Simulator on Cavium Arm-based ThunderX2 demo from Arm TechCon 2017.
01 Dec 2020
|
Verification Enhances Confidence in Defense Program SuccessFor today’s ASIC and FPGA designs, the verification state space is enormous. Programs commonly use direct-test RTL/gate simulation and code coverage analysis, but that approach is increasingly inadequate a...
22 Dec 2020
|
Process based Save Restart and Dynamic Test Flows"UVM is becoming the most popular methodology in block level even SoC level simulation … But existing UVM verification practices do not take the advantage of the commonality between …
22 Dec 2020
|
Solutions for MATLAB modeling verification within Cadence simulatorAs the design becomes more and more complicated, it is common practice to construct the model first and then develop the design based on the model. It raises the new topic that how to verify the design aga...
22 Dec 2020
|
Xcelium Performance Improvement MethodologiesGrowing design size and complexity exerts enormous pressure on the verification deadline. Time-To-Market being a critical factor, DV Engineers are often left wondering “What more can I do to make these tes...
22 Dec 2020
|
|
Display:
|