Filter Results:
- System Design and Verification (315)
- Simulation and Testbench Verification (71)
- Palladium XP Series (59)
- Palladium Z1 Series (57)
- Acceleration and Emulation (50)
- Incisive Enterprise Simulator (48)
- Incisive Specman Elite (46)
- FPGA-based Prototyping (38)
- Protium FPGA-Based Prototyping Platform (35)
- Formal and Static Verification (32)
- JaperGold Verification Platform (31)
- Incisive vManager Solution (26)
- Perspec System Verifier (25)
- Xcelium Logic Simulation (24)
- Flows SDV (23)
- Software-driven Verification (23)
- Protium S1 FPGA-Based Prototyping Platform (22)
- SpeedBridge Adapters (21)
- Planning and Management (21)
- Palladium Dynamic Power Analysis (20)
- Virtual System Platform (19)
- Power-Aware Verification Methodology (18)
- Palladium Hybrid (18)
- Protium X1 Enterprise Prototyping Platform (18)
- Debug Analysis (16)
- Indago Debug Platform (16)
- SimVision (16)
- Incisive Functional Safety Simulator (15)
- System Development Suite (15)
- Emulation Development Kit (13)
- Indago Debug Analyzer App (13)
- Digital Design and Signoff (12)
- Indago Protocol Debug App (11)
- Verification IP (11)
- Virtual JTAG Debug Interface (11)
- Cadence RocketSim Parallel Simulation Engine (11)
- Indago Embedded Software Debug App (11)
- QuickCycles Service (10)
- Accelerated VIP (10)
- Incisive Formal Verification Platform (9)
- Indago Embedded Software Debug App (8)
- Indago Portable Stimulus Debug App (7)
- Custom IC - Analog - RF Design (7)
- Xcelium Simulation on Arm-Based Servers (7)
- JasperGold Assertion-Based Verification IP (5)
- JasperGold Connectivity Verification App (5)
- System VIP (5)
- Circuit Design (5)
- Virtuoso ADE Verifier (5)
- Voltus IC Power Integrity Solution (5)
- JasperGold Behavioral Property Synthesis App (5)
- Embedded Software (5)
- PCB Design and Analysis (5)
- JasperGold Security Path Verification App (4)
- Metric-Driven Verification Signoff (4)
- JasperGold Sequential Equivalence Checking App (4)
- JasperGold X-Propagation Verification App (4)
- JasperGold Structural Property Synthesis App (4)
- Tempus Timing Signoff Solution (4)
System-Level Coherency Verification ChallengesThis paper gives a brief introduction to coherency in modern SoCs and the challenges facing SoC integrators in ensuring rock-solid system function and describes how Cadence® System-Level Verification IP (S...
1 MB
|
AWR Software for the Design of MIMO and Phased Array Antenna SystemsPhased array antennas are becoming popular for a variety of applications such as automotive driver assist systems, satellite communications, advanced radar, and more. The complexity and cost issues involve...
2 MB
|
Memory and I/O Adapter for Palladium Z1 PlatformMemory and I/O Adapter
for Palladium Z1 Platform
Full system-verification solution … ®
The Cadence Memory and I/O adapter provides a simple and efficient interface that enables …
172 KB
|
Finding Hidden Randomization Tricks with Machine Learning
1 MB
|
Dynamic Duo of Emulation and PrototypingDynamic Duo of
Emulation and Prototyping
How emulation and prototyping complement each other
during the verification process
By Frank Schirrmeister …
1 MB
|
X1 Enterprise Prototyping PlatformEarly softward development and high-performance system validation
933 KB
|
Memory Model Portfolio for Palladium Series DatasheetThe Cadence Memory Model Portfolio is a pre-validated system-level emulation solution that provides memory device models for the Cadence Palladium series.
253 KB
|
Emulation Development Kit for Palladium Series DatasheetThe Cadence Emulation Development Kit (EDK) is a pre-configured off-the-shelf solution that allows users to validate their systems and co-verify hardware and software in a pre-silicon environment.
274 KB
|
Protium S1 FPGA-Based Prototyping PlatformThe Cadence® Protium™ S1 FPGA-Based Prototyping Platform is an advanced FPGA-based prototyping solution enabling early software development, throughput regressions, and high-performance system validation.
362 KB
|
Valens and Cadence: Cadence Specman Elite Offers Vast Flexibility to DevelopersDue to the implementation of using Specman Elite macros in 75% of the tests, the project taped out on time with all project goals achieved. Exhaustive coverage was achieved in an accelerated timeline, resu...
741 KB
|
|
Display:
|