Filter Results:
Cadence to Acquire AWR Corporation from National Instruments to Accelerate System Innovation for 5G RF Communications
Cadence Design Systems, Inc. and National Instruments Corporation announced that they have entered into a definitive agreement pursuant to which Cadence expects to acquire AWR Corporation, a wholly owned s...
02 Dec 2019
Chiplets and Heterogeneous Packaging Are Changing System Design and Analysis
Chiplets and Heterogeneous Packaging Are Changing System Design and Analysis By John Park, Product Management Group Director for Advanced IC Packaging, Cadence …
3 MB
Allegro Package Designer Plus
The Cadence Allegro® platform offers complete and scalable technology for the design and implementation of PCBs and complex packages. Cadence IC package design technology allows designers to optimize compl...
1 MB
Technical University of Braunschweig and Cadence Success Story
Technical University of Braunschweig (TUBS) is a public research university located in Braunschweig, in the Lower Saxonian region of northern Germany. TUBS is a member of the Cadence Academic Network.
317 KB
3D ICs with TSVs - Design Challenges and Requirements White Paper
A successful 3D IC design environment captures design intent up front, supports abstraction with early estimation and floorplanning, and achieves convergence through test, implementation, extraction, analy...
407 KB
Cadence OrbitIO Interconnect Designer Datasheet
OrbitIO interconnect designer revolutionizes the system input/output (I/O) planning process by unifying chip, package, and board data in a single canvas environment where placement and connectivity scenari...
673 KB
Cadence Sigrity SystemSI Signal Integrity Solutions Datasheet
Cadence Sigrity SystemSI signal integrity solutions provide a comprehensive and flexible SI analysis environment for accurately assessing high-speed, chip-to-chip system designs and support industry-standa...
518 KB
IBIS-AMI for SerDes Modeling Conference Paper
IBIS-AMI is today's standard format for system-level SerDes modeling. Transistor-level accuracy can be combined with high-capacity channel simulation to predict BER using AMI modeling.
2 MB
Cadence Sigrity XtractIM Datasheet
Cadence Sigrity XtractIM tool provides a complete model extraction environment focused specifically on IC package applications. The tool generates electrical models of IC packages in IBIS or SPICE circuit ...
461 KB
Using Power Aware IBIS v5.0 Behavioral IO Models to Simulate Simultaneous Switching Noise Conference Paper
The power aware IBIS v5.0 behavioral models offer both dramatically faster transient simulation times and lower memory requirements. By Xilinx and Cadence
914 KB
Display: