Filter Results:
Best Full-Flow PPA
Cadence revolutionized the way digital designers could solve their design challenges by revamping the entire digital tool suite with key enhancements such as integrated engines, massively parallel processi...
311 KB
Compressing Datasets Created During Silicon Design White Paper
Compressing Datasets Created During Silicon Design By Guru Rao, Distinguished Engineer; Shakir Abbas, Software Engineering Group Director; Mohammad Mirfendereski, Configuration …
137 KB
Quantus Smart View—Next-Generation Extracted View
Cadence® Quantus™ Smart View is the next generation of the current market-leading Extracted View, a flow that Cadence pioneered over a decade ago for faster circuit debugging and post-layout verification a...
2 MB
Unified Compression and LBIST in a Physically Aware Environment
Unified compression scans and LBIST leverages DFT to solve routing congestion and area issues.
462 KB
Quantus Extraction Solution
The Cadence® Quantus™ Extraction Solution is a next-generation parasitic extraction tool for digital and custom/analog flows, providing the fastest performance and scalability and best-in-class accuracy us...
479 KB
Conformal Smart LEC
Cadence® Conformal® Smart LEC is the next-generation equivalence checking solution. Offering key technologies of massive parallelism and adaptive proof, Conformal Smart LEC improves runtime by an average o...
226 KB
Building Energy-Efficient ICs from the Ground Up White Paper
The design, implementation, and verification tools and flows provided by Cadence address all areas of power management and solve the SoC low-power problem.
344 KB
3D ICs with TSVs - Design Challenges and Requirements White Paper
A successful 3D IC design environment captures design intent up front, supports abstraction with early estimation and floorplanning, and achieves convergence through test, implementation, extraction, analy...
407 KB
Interactive Short Locator: Establishing Efficiency and Predictability in the LVS Short Debug Process for Advanced SoC Designs Technical Paper
Interactive Short Locator technology in the Cadence Physical Verification System provides an efficient debug solution that employs a dedicated analysis engine and interactive workflow to locate shorts quic...
1 MB
Genus Synthesis Solution Datasheet
Genus Synthesis Solution is a next-generation RTL synthesis and physical synthesis tool that delivers an up to 10X boost in RTL design productivity with up to 5X faster turnaround times.
287 KB
Display: