Filter Results:
- Digital Design and Signoff (200)
- Innovus Implementation System (89)
- Tempus Timing Signoff Solution (69)
- Silicon Signoff (67)
- Quantus QRC Extraction (58)
- Voltus IC Power Integrity Solution (49)
- Genus Synthesis Solution (46)
- Block Implementation (44)
- Synthesis (36)
- Modus Test Solution (30)
- Voltus-Fi Custom Power Integrity Solution (24)
- Physical Verification System (24)
- Test (22)
- Hierarchical Design and Floor Planning (18)
- Virtuoso Layout Suite (17)
- Custom IC - Analog - RF Design (17)
- Innovus Implementation Solution (16)
- Conformal Low Power (14)
- Pegasus Verification System (12)
- Stratus High-Level Synthesis (11)
- Virtuoso ADE Product Suite (11)
- Joules RTL Power Solution (11)
- System Design and Verification (11)
- Liberate Trio Characterization Suite (10)
- Virtuoso Schematic Editor (10)
- Spectre Accelerated Parallel Simulator (10)
- Litho Physical Analyzer (9)
- LDE Electrical Analyzer (9)
- CMP Predictor (9)
- Flows (9)
- Equivalence Checker (9)
- Spectre Circuit Simulator (9)
- Virtuoso Liberate (9)
- Spectre eXtensive Partitioning Simulator (XPS) (8)
- Circuit Simulation (8)
- Conformal Overview (7)
- Virtuoso Liberate AMS (7)
- Conformal ECO Designer (7)
- Low Power Validation (6)
- Library Characterization (6)
- Characterization (6)
- Virtuoso Liberate MX (6)
- Virtuoso Analog Design Environment (6)
- Functional ECO (6)
- Virtuoso Liberate LV (5)
- Library Validation (5)
- Process Variation Modeling (5)
- Virtuoso Variety (5)
- Virtuoso ADE Explorer (5)
- Virtuoso ADE Assembler (5)
- Quickview Signoff Data Analysis Environment (5)
- Virtuoso ADE Verifier (5)
- Virtuoso Layout Suite for Electrically Aware Design (5)
- MaskCompose Reticle and Wafer Synthesis Suite (5)
- OrbitIO Interconnect Designer (5)
- Sigrity PowerDC (5)
- PCB Design and Analysis (5)
Quantus Smart View—Next-Generation Extracted ViewCadence® Quantus™ Smart View is the next generation of the current market-leading Extracted View, a flow that Cadence pioneered over a decade ago for faster circuit debugging and post-layout verification a...
1 MB
|
Quantus Extraction Solution for Accurate and Fast Silicon Signoff and Verification
3 MB
|
Cadence Modus DFT Software SolutionCadence Modus DFT Software Solution is a comprehensive next-generation physically aware design-for-test (DFT), automatic test pattern generation (ATPG, and silicon diagnostics tool. You can experience up t...
2 MB
|
How ML Enables Cadence Digital Tools to Deliver Better PPA
242 KB
|
Overcoming PPA and Productivity Challenges of New Age ICs with Mixed Placement InnovationInnovus White Paper, Innovus Mixed Placer, Mixed Placement
939 KB
|
Tempus Timing Signoff Solution DatasheetThe Cadence® Tempus™ Timing Signoff Solution is the fastest static timing analysis (STA) tool in the industry today with unique distributed processing and cloud capabilities enabling hundreds of CPUs to qu...
487 KB
|
Best Full-Flow PPACadence revolutionized the way digital designers could solve their design challenges by revamping the entire digital tool suite with key enhancements such as integrated engines, massively parallel processi...
311 KB
|
assura-physical-verification-ds.pdfAssura Physical Verification
Design rule checking and layout vs. schematic verification … ® ®
Cadence Assura Physical Verification—a key component of the design verification suite of …
1 MB
|
Compressing Datasets Created During Silicon Design White PaperCompressing Datasets Created During Silicon Design
By Guru Rao, Distinguished Engineer; Shakir Abbas, Software Engineering Group Director;
Mohammad Mirfendereski, Configuration …
137 KB
|
Unified Compression and LBIST in a Physically Aware EnvironmentUnified compression scans and LBIST leverages DFT to solve routing congestion and area issues.
462 KB
|
|
Display:
|