Filter Results:
- Virtuoso Layout Suite (40)
- Custom IC - Analog - RF Design (25)
- Layout Design (19)
- Virtuoso ADE Product Suite (14)
- Virtuoso Schematic Editor (14)
- Quantus QRC Extraction (12)
- Virtuoso ADE Explorer (11)
- Space-Based Router (11)
- Virtuoso ADE Assembler (11)
- Innovus Implementation System (11)
- Virtuoso Analog Design Environment (10)
- Virtuoso ADE Verifier (10)
- Tempus Timing Signoff Solution (10)
- Voltus IC Power Integrity Solution (10)
- Voltus-Fi Custom Power Integrity Solution (8)
- Physical Verification System (7)
- Virtuoso Variation Option (7)
- Spectre Accelerated Parallel Simulator (7)
- Spectre eXtensive Partitioning Simulator (XPS) (7)
- Circuit Design (6)
- Spectre Circuit Simulator (5)
- Virtuoso Variety (4)
- Virtuoso Visualization and Analysis (4)
- Virtuoso RF Solution (4)
- Virtuoso Layout Suite for Electrically Aware Design (4)
- LDE Electrical Analyzer (4)
- Silicon Signoff (4)
- Liberate Trio Characterization Suite (4)
- Virtuoso AMS Designer (4)
- Virtuoso Liberate MX (4)
- Genus Synthesis Solution (4)
- Digital Design and Signoff (4)
- Virtuoso Liberate AMS (4)
- AMS Designer (3)
- Spectre AMS Designer (3)
- Spectre RF Option (3)
- Spectre RF Simulation (3)
- Electrically Aware Design (3)
- Celebrate 25 Years Of Virtuoso (3)
- Virtuoso Schematic Editor (3)
- What's New in Virtuoso (3)
- Mixed Signal Design (3)
- Virtuoso System Design Platform (3)
- Characterization (3)
- Library Validation (3)
- Process Variation Modeling (3)
- Virtuoso Liberate (3)
- Virtuoso Liberate LV (3)
- Virtuoso Schematic Editor (2)
- Spectre Accelerated Parallel Simulator (2)
- Spectre X Simulator (2)
- Virtuoso Layout Suite EAD (2)
- Spectre Simulation Platform (2)
- Virtuoso Layout Suite EAD (2)
- Spectre Accelerated Parallel Simulator (2)
- Legato Reliability Solution (2)
- Legato Reliability Solution Advanced Aging (2)
- Legato Reliability Solution Analog Defect (2)
- Legato Reliability Solution Electro-Thermal (2)
- Circuit Simulation (2)
- Virtuoso Integrated Physical Verification System (2)
- Spectre eXtensive Partitioning Simulator (XPS) (2)
- OrbitIO Interconnect Designer (2)
- Sigrity SystemSI (2)
- SiP Layout WLCSP (2)
- Virtuoso Analog Design Environment (2)
- Allegro Package Designer (2)
- Allegro PCB Symphony Team Design Option for IC Packaging (2)
- Sigrity PowerDC (2)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (2)
- XCitePI (2)
- Virtuoso Integrated Physical Verification System (1)
- Layout Verification (1)
- Virtuoso Layout Suite for Electrically Aware Design (1)
- Modeling (1)
|
36 Result(s) Found
|
Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System InnovationNational Instruments Corporation and Cadence Design Systems, Inc. announced a system innovation strategic alliance to create an integrated design to test flow, leveraging reusable data and test IP from ele...
02 Dec 2019
|
Cadence to Acquire AWR Corporation from National Instruments to Accelerate System Innovation for 5G RF CommunicationsCadence Design Systems, Inc. and National Instruments Corporation announced that they have entered into a definitive agreement pursuant to which Cadence expects to acquire AWR Corporation, a wholly owned s...
02 Dec 2019
|
Virtuoso Layout Suite for Electrically Aware Design DatasheetVirtuoso Layout Suite (VLS) for Electrically Aware Design enables the electrically correct-by-construction layout. With this solution, one can electrically analyze, simulate, and verify interconnect decisi...
1 MB
|
Virtuoso Layout Suite GXL DatasheetVirtuoso Layout Suite GXL is the fully automated custom placement, routing, layout optimization, module generation, and floorplanning environment of the Virtuoso Layout Suite platform.
1 MB
|
Addressing the Challenges of Photonic IC Design Via an Integrated Electronic/Photonic Design Automation Environment, Addressing the Challenges of Photonic IC Design Via an Integrated Electronic/Photonic Design Automation Environment White PaperIn this paper, we examine how a new integrated electronic/photonic design automation (EPDA) environment solves the challenges of layout, error checking, and circuit modeling, and supports first-time-right ...
1 MB
|
Virtuoso Layout Suite L DatasheetVirtuoso Layout Suite L is a base-level custom physical layout environment focused on boosting productivity. It supports custom analog, digital, RF, and mixed-signal designs at the device, cell, block, and...
749 KB
|
Cadence Custom/AMS Flow Certified for Samsung 5LPE Process TechnologyCadence today announced that its custom and AMS IC design flow has achieved certification for Samsung Foundry’s 5nm Low-Power Early (5LPE) process technology.
17 Oct 2019
|
Virtuoso Design Platform for Next-Generation Custom IC and System DesignThe Virtuoso Design Platform addresses the advanced design environment challenges faced by today’s design engineers. Smart products are becoming very highly integrated with multiple components all on the s...
30 Aug 2019
|
Meeting the Challenges of Chip Design Using the Virtuoso SuiteAtul Bhargava of STMicroelectronics discusses how the Cadence Virtuoso Design Platform meets their challenges of matching devices and parasitics, mixed-signal implementation, and full-chip time to closure.
25 Jul 2019
|
Toshiba Electronic Device Solutions Overcomes Complexities of Advanced-Node DesignsAdvanced-node technologies continue to get more complex, making it difficult to apply the same technical guesswork used for legacy nodes. Learn how Toshiba Electronic Device Solutions Corporation (TEDS) us...
13 Aug 2019
|
|
Display:
|