Filter Results:
- Virtuoso Layout Suite (55)
- Custom IC - Analog - RF Design (34)
- Layout Design (24)
- Virtuoso Schematic Editor (16)
- Virtuoso ADE Product Suite (16)
- Quantus QRC Extraction (14)
- Innovus Implementation System (12)
- Voltus IC Power Integrity Solution (11)
- Virtuoso ADE Explorer (11)
- Virtuoso ADE Assembler (11)
- Space-Based Router (11)
- Tempus Timing Signoff Solution (11)
- Virtuoso ADE Verifier (10)
- Virtuoso Analog Design Environment (10)
- Voltus-Fi Custom Power Integrity Solution (9)
- Spectre eXtensive Partitioning Simulator (XPS) (7)
- Virtuoso Variation Option (7)
- Physical Verification System (7)
- Spectre Accelerated Parallel Simulator (7)
- Circuit Design (6)
- Virtuoso RF Solution (5)
- Digital Design and Signoff (5)
- Spectre Circuit Simulator (5)
- Genus Synthesis Solution (5)
- Silicon Signoff (5)
- Virtuoso Liberate AMS (4)
- Virtuoso Liberate MX (4)
- Virtuoso Variety (4)
- Virtuoso Layout Suite for Electrically Aware Design (4)
- Virtuoso Liberate (4)
- Virtuoso AMS Designer (4)
- Spectre Simulation Platform (4)
- LDE Electrical Analyzer (4)
- Virtuoso Visualization and Analysis (4)
- Liberate Trio Characterization Suite (4)
- Spectre X Simulator (3)
- Virtuoso Liberate LV (3)
- Mixed Signal Design (3)
- Spectre AMS Designer (3)
- Celebrate 25 Years Of Virtuoso (3)
- Virtuoso Schematic Editor (3)
- What's New in Virtuoso (3)
- Characterization (3)
- Library Validation (3)
- Process Variation Modeling (3)
- Spectre RF Option (3)
- Electrically Aware Design (3)
- Spectre RF Simulation (3)
- AMS Designer (3)
- Virtuoso System Design Platform (3)
- Spectre Accelerated Parallel Simulator (2)
- Spectre eXtensive Partitioning Simulator (XPS) (2)
- Circuit Simulation (2)
- Virtuoso Layout Suite EAD (2)
- Virtuoso Analog Design Environment (2)
- Legato Reliability Solution (2)
- Legato Reliability Solution Advanced Aging (2)
- Legato Reliability Solution Analog Defect (2)
- Legato Reliability Solution Electro-Thermal (2)
- Virtuoso Layout Suite EAD (2)
- Virtuoso Integrated Physical Verification System (2)
- Spectre Accelerated Parallel Simulator (2)
- Virtuoso Schematic Editor (2)
- Spectre eXtensive Partitioning Simulator (XPS) (2)
- Pegasus Verification System (2)
- OrbitIO Interconnect Designer (2)
- SiP Layout WLCSP (2)
Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System InnovationNational Instruments Corporation and Cadence Design Systems, Inc. announced a system innovation strategic alliance to create an integrated design to test flow, leveraging reusable data and test IP from ele...
02 Dec 2019
|
Cadence to Acquire AWR Corporation from National Instruments to Accelerate System Innovation for 5G RF CommunicationsCadence Design Systems, Inc. and National Instruments Corporation announced that they have entered into a definitive agreement pursuant to which Cadence expects to acquire AWR Corporation, a wholly owned s...
02 Dec 2019
|
New Virtuoso Design Platform
4 MB
|
Advanced Custom Layout Methodologies
3 MB
|
Addressing the Challenges of Photonic IC Design Via an Integrated Electronic/Photonic Design Automation Environment, Addressing the Challenges of Photonic IC Design Via an Integrated Electronic/Photonic Design Automation Environment White PaperIn this paper, we examine how a new integrated electronic/photonic design automation (EPDA) environment solves the challenges of layout, error checking, and circuit modeling, and supports first-time-right ...
1 MB
|
Virtuoso Layout Suite GXL DatasheetVirtuoso Layout Suite GXL is the fully automated custom placement, routing, layout optimization, module generation, and floorplanning environment of the Virtuoso custom design platform.
1 MB
|
Virtuoso Layout Suite L DatasheetVirtuoso Layout Suite L is a base-level custom physical layout environment focused on boosting productivity. It supports custom analog, digital, RF, and mixed-signal designs at the device, cell, block, and...
749 KB
|
Virtuoso Layout Suite for Electrically Aware Design DatasheetVirtuoso Layout Suite (VLS) for Electrically Aware Design enables the electrically correct-by-construction layout. With this solution, one can electrically analyze, simulate, and verify interconnect decisi...
1 MB
|
Samsung 3nm Cadence AMS Design Reference FlowAMS design challenges have significantly increased with complex design specification requirements at advanced CMOS processes. The Samsung 3nm Cadence AMS Design Reference Flow is intended to reduce design ...
07 Jan 2021
|
On-Time 5G RFICs with Fast EM Simulation and Integrated Design FlowIn this webinar, you’ll see the new integration of the Cadence® EMX® Planar 3D Solver into the Electromagnetic Solver Assistant of the Cadence Virtuoso® Layout Suite EXL and how to leverage it in the RFIC ...
10 Dec 2020
|
Display:
|