Filter Results:
- Power-Aware Verification Methodology (7)
- System Design and Verification (7)
- Flows SDV (5)
- Conformal Low Power (3)
- Low Power Validation (2)
- Circuit Design (2)
- Virtuoso AMS Designer (2)
- Innovus Implementation System (2)
- Flows (2)
- Custom IC - Analog - RF Design (1)
- AMS Designer (1)
- Spectre Accelerated Parallel Simulator (1)
- Spectre Circuit Simulator (1)
- Spectre RF Simulation (1)
- Virtuoso Layout Suite (1)
- Layout Verification (1)
- RF Design (1)
- Digital Design and Signoff (1)
- Block Implementation (1)
- Virtuoso Analog Design Environment (1)
- Virtuoso Schematic Editor (1)
- Low Power (1)
- Circuit Simulation (1)
- Virtuoso ADE Verifier (1)
- Genus Synthesis Solution (1)
- Quantus QRC Extraction (1)
- Tempus Timing Signoff Solution (1)
- Voltus-Fi Custom Power Integrity Solution (1)
- Voltus IC Power Integrity Solution (1)
- Virtuoso ADE Product Suite (1)
- Palladium Z1 Series (1)
- Palladium Dynamic Power Analysis (1)
- Palladium XP Series (1)
- Virtuoso ADE Explorer (1)
- Virtuoso ADE Assembler (1)
- Formal and Static Verification (1)
- JaperGold Verification Platform (1)
- Incisive Enterprise Simulator (1)
Building Energy-Efficient ICs from the Ground Up White PaperThe design, implementation, and verification tools and flows provided by Cadence address all areas of power management and solve the SoC low-power problem.
344 KB
|
A Better Tool for Functional Verification of Low-Power Designs with IEEE 1801 UPF White PaperTo examine simulation and emulation technologies for a thorough, yet faster functional verification of low-power systems on chip (SoCs), this paper first reviews the fundamental sources and reduction techn...
657 KB
|
Silicon Labs Significantly Reduces Design Time Using the Cadence Mixed-Signal Low-Power FlowCadence technology enables Silicon Labs to accelerate delivery of energy-efficient Blue Gecko Bluetooth Smart SoCs to the IoT market
24 Feb 2016
|
Low-Power Summit ARM Sathya SubramanianSathya Subramanian Low Power Summit 2012 discussion on ARM's perspective on Low Power Design techiques and Physical IP, Architecture Optimization, Cell Level, optimizing power at multiple levels, Factors i...
22 Aug 2015
|
Introducing Low-power Verification RAKAdam Sherer and Mickey Rodriguez discuss Introducing Low Power Verification RAK. Topics in this discussion are Cadence Low Power Verification, Setting up Low Power Verification, a demostration on Introduct...
22 Aug 2015
|
PMC - Power Estimation – An Evolving ScienceKenneth Wagner PMC discusses Motivation, Vicious/Virtuous Cycle, Cadence Low Power Ecosystem, Cadence inCyte Chip Estimator. Kenneth Wagner decribes what is reasonable device/ system power estimation Accur...
22 Aug 2015
|
X-FAB Revamps Low-Power Design Flow with CPFWatch this 2-minute video to hear Melanie Wilhelm, explain how the company revamped its low-power design flow using CPF to enable its customers to implement low-power functionality. Cadence's support, desi...
18 Mar 2016
|
Low-Power Mixed-Signal Verification of Freescale Kinetis ProductsHear from Angela Liang, Sr. Mixed-Signal Verification Engineer, at Freescale Semiconductor as she describes how they utilized the Cadence Low Power and Mixed-Signal Solution to verify the company's Kinetis...
24 Jun 2016
|
Bluetooth Smart and Low-Power InnovationDr. Anthony R Simon at CSR discusses Five Platforms for Growth Automotive, Bluetooth Smart Low Power, Bluetooth Smart Applications examples, Next Generation of Internet Devices, Imaging, Location, Voice an...
22 Aug 2015
|
Design Challenges in Developing Sub-Volt IP Designs for IoT ApplicationsDavid Flynn from Arm discusses Design Challenges in developing sub Volt IP designs for IoT applications and Low Power and Connectivity, Why sub-volt really matters, Process and Integration, Design Implemen...
22 Aug 2015
|
|
Display:
|