Filter Results:
- Digital Design and Signoff (10)
- System Design and Verification (8)
- Innovus Implementation System (7)
- Quantus QRC Extraction (5)
- Tempus Timing Signoff Solution (5)
- Genus Synthesis Solution (4)
- Block Implementation (4)
- Voltus IC Power Integrity Solution (3)
- Spectre Accelerated Parallel Simulator (3)
- Modus Test Solution (3)
- Virtuoso Schematic Editor (3)
- Virtuoso Analog Design Environment (3)
- Silicon Signoff (3)
- Verification IP (2)
- Conformal Overview (2)
- Physical Verification System (2)
- Test (2)
- Palladium Dynamic Power Analysis (2)
- Palladium Hybrid (2)
- Palladium XP Series (2)
- Perspec System Verifier (2)
- Virtuoso Liberate LV (1)
- Virtuoso Liberate MX (1)
- Virtuoso Variety (1)
- Circuit Simulation (1)
- AMS Designer (1)
- Spectre Circuit Simulator (1)
- Spectre eXtensive Partitioning Simulator (XPS) (1)
- Flows (1)
- Flows - Library Characterization (1)
- Space-Based Router (1)
- Virtuoso Visualization and Analysis (1)
- Flows (1)
- Low Power (1)
- Hierarchical Design and Floor Planning (1)
- Innovus Implementation Solution (1)
- Conformal Equivalence Checker (1)
- Conformal Low Power (1)
- Joules RTL Power Solution (1)
- Verification IP (3)
- Simulation VIP (3)
- ARM AMBA (3)
- DDR4 PHY (2)
- Interface IP (2)
- MIPI IP (2)
- Denali Memory IP (1)
- DDR IP (1)
- LPDDR4 PHY (1)
- Display IP (1)
- PCI Express IP (1)
- PCI Express Controllers (1)
- PCI Express PHY (1)
- Accelerated VIP (1)
- ARM AMBA (1)
- Accelerated VIP for AMBA AHB (1)
- Accelerated VIP for AMBA APB (1)
- Accelerated VIP for AMBA AXI (1)
- AMBA 4 ACE Accelerated VIP (1)
- Assertion-based IP (1)
- AMBA 4 ACE Assertion-based Verification IP (1)
- Whiteboard Wednesdays (1)
- AMBA LPI Simulation Verification IP (1)
- AMBA AXI Simulation Verification IP (1)
- AMBA AHB Simulation Verification IP (1)
Pushing the Performance Boundaries of ARM Cortex-M Processors for Future Embedded Design White PaperThis paper examines the challenges of design automation methodologies in the new ARM Cortex-M processor: how to get maximum performance while designing for a set power budget and how to get maximum power s...
629 KB
|
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components White PaperThis paper describes the challenges confronting the designer and proposes a new tool leveraging ARM® and Cadence technology to overcome the challenges of today’s highly integrated, multi-processor system-o...
1 MB
|
Cadence Collaborates with Arm and Samsung Foundry on Delivery of 5LPE Flow for Mission-Critical Applications Using Next-Generation “Hercules” CPUCadence announced that it has collaborated with Samsung Foundry and Arm to deliver a complete, high-performance digital implementation and signoff full flow for the rapid implementation of the next-generat...
08 Oct 2019
|
Cadence Verification Suite Enabled on Arm-Based HPC DatacentersCadence announced that its Verification Suite is now enabled for Arm-based high-performance computing (HPC) server environments.
16 Oct 2018
|
Cadence Accelerates Arm-Based Server Development by Automating Arm Pre-Silicon Bare Metal Compliance TestingCadence announced that it is collaborating with Arm to enable HPC customers to execute bare metal pre-silicon verification compliance tests through the Arm SBSA Compliance Suite using the Palladium Z1 Ente...
16 Oct 2018
|
Cadence Tools and IP Optimized for New Arm Neoverse N1 Platform to Advance the Cloud-to-Edge Infrastructure MarketCadence announced that its tools and IP have been optimized to support the new Arm Neoverse N1 platform to accelerate the transformation of a scalable cloud-to-edge infrastructure.
20 Feb 2019
|
Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process TechnologyArm, Cadence Design Systems, Inc. and Xilinx, Inc. today announced the delivery of a new development platform, silicon-proven on TSMC’s 7nm FinFET process technology, for next-generation cloud-to-edge inf...
12 Mar 2019
|
Arm and Cadence collaborate on Arm Neoverse N1 platform to advance Cloud-to-Edge infrastructureStuart Riches from Arm, gives a short review of the challenges faced in 1999 when the first ASIC revolution began and how it led the way to addressing emerging markets especially in the mobile industry. He...
04 Sep 2019
|
Designing an SoC on the CloudArm DAC 2019 theater presentation on Designing an SoC on the Cloud.
05 Jun 2019
|
Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU DesignsCadence announced that its full-flow digital and signoff tools and the Cadence® Verification Suite support the new Arm® Cortex®-A76 processor for laptops and smartphones.
31 May 2018
|
|
Display:
|