Filter Results:
Tensilica Vision DSP Family
The Cadence® Tensilica® Vision digital signal processor (DSP) family—the Vision P5 DSP, and Vision P6 DSP—is designed for demanding imaging, computer vision, and neural network (NN) applications in the mob...
704 KB
Controller IP for Quad Serial-Peripheral Interface
Flash memory now utilized frequently in computers and electronic devices found in automotive, IoT, drones, connected home, and other emerging applications is demanding ever …
136 KB
Controller and PHY Automotive IP for Octal SPI Flash and HyperFlash
Flash memory storage is quickly expanding in Automotive, driven by Advanced Driver Assistance Systems (ADAS) and multimedia-rich Infotainment systems … The size of the SRAM is …
141 KB
Host Controller IP for xSPI
The Cadence® Denali® Gen2 High-Speed DDR PHY IP supports DDR 4/3L up to 3200Mbps.
152 KB
Controller and PHY IP for Octal SPI Flash
Flash memory is used frequently in computers and electronic devices found in Automotive, IoT, Drones, Connected Home, and other emerging applications, and is demanding ever …
113 KB
Cadence Leads Standards Activities at 3GPP and ITU-T to Enable Low-Power Implementations of Speech & Audio Codecs
Raj Pawate, Design Engineering Group Director at Cadence Design Systems, details the work done at Cadence focusing on 3GPP and ITU-T to Enable Low-Power Implementations of speech & Audio Codecs.
20 Apr 2021
Reviewing and Validating the Alternative EVS Codec
Hear from Stefan Dohla, Group Manager at Fraunhofer IIS, as he discusses the Alternative EVS Codec.
20 Apr 2021
3GPP Revolutionizes Speech and Audio Coding
Hear from Imre Varga, Director of Technical Standards at Qualcomm CDMA Technologies GmbH and Chairman of 3GPP SA4 EVS SWG, as he discusses recent developments in 3GPP on speech and audio coding standards.
19 Apr 2021
Tensilica ConnX B20 DSP IP: Radar and Lidar
Cadence® introduces some of the myriad uses for the Tensilica® HiFi 5 DSP.
982 KB
Fixed- and Floating-Point FMCW Radar Signal Processing with Tensilica DSPs
This paper describes how to optimize typical frequency modulated continuous wave (FMCW) radar range-Doppler signal processing algorithm kernels using both fixed- and floating-point computations on Cadence®...
272 KB
Display: