Filter Results:
- System Design and Verification (264)
- Custom IC - Analog - RF Design (218)
- Digital Design and Signoff (210)
- PCB Design and Analysis (165)
- Innovus Implementation System (93)
- AWR Microwave Office (73)
- Tempus Timing Signoff Solution (72)
- Palladium Z1 Series (70)
- Silicon Signoff (70)
- AWR Design Environment Platform (70)
- IC Package Design and Analysis (64)
- AWR AXIEM Analysis (63)
- RF Microwave Design (62)
- Quantus QRC Extraction (61)
- AWR VSS Software (58)
- Virtuoso Layout Suite (58)
- Simulation and Testbench Verification (56)
- Voltus IC Power Integrity Solution (52)
- System Analysis (52)
- Genus Synthesis Solution (49)
- Allegro PCB Designer (47)
- Virtuoso ADE Product Suite (45)
- Block Implementation (44)
- Incisive Specman Elite (42)
- AWR Analyst Software (41)
- JaperGold Verification Platform (40)
- Circuit Simulation (40)
- Circuit Design (40)
- PCB Layout (37)
- Synthesis (37)
- Clarity 3D Solver (36)
- FPGA-based Prototyping (34)
- Formal and Static Verification (34)
- Acceleration and Emulation (34)
- Sigrity SystemSI (34)
- Xcelium Logic Simulation (33)
- Modus Test Solution (33)
- Palladium XP Series (33)
- Library Characterization (33)
- SI PI Analysis (32)
- Protium X1 Enterprise Prototyping Platform (31)
Conquering Electromagnetic and Thermal System Analysis ChallengesThe boom in intelligent systems represents a primary business opportunity for our generation, and the companies that embrace this opportunity will be in a leadership position for decades to come. Your syst...
06 May 2021
|
Supplier Code of Business ConductSupplier Code of Business Conduct
for Cadence Design Systems, Inc. and All of Its Subsidiaries … Cadence Design Systems, Inc. is committed to doing business honestly and ethically …
514 KB
|
Unleash Imagination. Computational Software for Intelligent System DesignTurn great ideas into reality with Cadence.
04 May 2021
|
CadenceTechTALK: Improving Debug ProductivityIn this webinar, you will learn how Indago Debug Analyzer is addressing the debug performance and throughput concerns by introducing higher performance waveform dumping, better UVM debugging capabilities, ...
04 May 2021
|
Accelerating DDR5 Design and Analysis in IC PackagesMemory interfaces are complicated to implement in dense IC packages. Dozens of signals switch simultaneously, creating a trap for noise that will ruin signal quality. Careful design, in-design analysis, ...
04 May 2021
|
Cadence Wins Four 2020 Samsung Foundry SAFE EDA AwardsCadence announced that it has received four 2020 SAFE EDA awards from Samsung Foundry.
04 May 2021
|
Hyperscale Computing and CadenceAre you ready to handle zettabytes of data that will be transmitted through next-generation networks? Learn how to create hyperconnected and future-proofed networks, storage, and compute to speeds and capa...
02 May 2021
|
VoiceAge steers standardization of new basic operators and an alternate EVS reference codec at 3GPPMilan Jelinek, Senior Research Engineer and Project Manager in Speech and Audio Compression at VoiceAge Corporation, talks about the importance of new basic operators and 3GPP’s standardization of a new re...
01 May 2021
|
Cadence TechTALK: Fast-Track Product Time to Market by Reducing Debug and Test TimeWatch this webinar recording to learn how InspectAR technology can help inspect, debug, rework, and assemble PCBs in less time while skipping the mistakes and frustration. With interactive circuit overlays...
29 Apr 2021
|
Cadence Leads Proposal at 3GPP and ITU-T to Enable Best-in-Class Low Power Speech & Audio CodecsRaj Pawate, Design Engineering Group Director at Cadence Design Systems, details the work done at Cadence focusing on 3GPP and ITU-T to enable low-power implementations of speech & audio codecs.
28 Apr 2021
|
|
Display:
|