Filter Results:
- System Design and Verification (275)
- Digital Design and Signoff (158)
- Custom IC - Analog - RF Design (155)
- PCB Design and Analysis (134)
- Innovus Implementation System (68)
- Palladium XP Series (63)
- Simulation and Testbench Verification (61)
- IC Package Design and Analysis (55)
- Silicon Signoff (55)
- Tempus Timing Signoff Solution (54)
- Palladium Z1 Series (50)
- Quantus QRC Extraction (50)
- Incisive Enterprise Simulator (49)
- Incisive Specman Elite (46)
- Acceleration and Emulation (42)
- Virtuoso Layout Suite (42)
- Voltus IC Power Integrity Solution (41)
- PCB Layout (37)
- Circuit Design (36)
- Virtuoso ADE Product Suite (35)
- Formal and Static Verification (35)
- Protium FPGA-Based Prototyping Platform (35)
- Allegro PCB Designer (34)
- Circuit Simulation (34)
- Sigrity SystemSI (33)
- Genus Synthesis Solution (33)
- Block Implementation (32)
- Incisive vManager Solution (31)
- Virtuoso Analog Design Environment (30)
- Modus Test Solution (30)
- Library Characterization (29)
- SI PI Analysis Integrated Solution (28)
- Synthesis (26)
- Virtuoso ADE Assembler (26)
- SpeedBridge Adapters (26)
- Virtuoso Schematic Editor (25)
- FPGA-based Prototyping (25)
- Virtuoso Liberate MX (25)
- SI PI Analysis integrated solution (25)
|
2,759 Result(s) Found
|
Cadence’s Insight into Design Process Helps the US Technology Leadership Council Achieve its GoalsFind out from Dr. Eric Haseltine, Chairman of the US Technology Leadership Council, how Cadence brings a unique perspective on designing microelectronics and other systems to the government and how it is h...
28 Jan 2020
|
Master Learning MapsCadence Training Services learning maps provide a comprehensive visual overview of the learning
opportunities for Cadence customers … They provide recommended course flows as well …
734 KB
|
2019-2020 Cadence Compute Platform RoadmapOS Version 6.5+ 7 8 11 SP4
12 14.04 6.5+ 7 8 Win 7
Win 10
Server 2012
Server 2016
7.2 8.1 7.4+ 8 … Add RHEL 8 and CentOS 8 support (x86 … EOL RHEL 6 and CentOS 6 support (x86 …
82 KB
|
Cadence Academic Network - Chips to Study Natural Intelligence and to Build Artificial IntelligenceThe Institute of Neuroinformatics discusses how they used Cadence tools to process artificial heart beats, muscle movements, and nerve recordings to understand how brains compute.
15 Jan 2020
|
Cadence Academic Network - Hardware Systems for Digital Hearing AidHolger Blume of the Leibniz University of Hannover’s Institute für Mikroelektronische Systeme discusses how they were able to build next-generation commercially oriented hardware systems for digital hear a...
15 Jan 2020
|
Cadence Academic Network - Integrating Video, Radar, and Lidar for Autonomous DrivingHear Holger Blume of the University of Hannover’s Institute für Mikroelektronische Systeme discuss how they were able to integrate video, radar, lidar, and other sensors in their autonomous driving project...
15 Jan 2020
|
Cadence Academic Network - 1M Processors to Model the Human BrainHow exactly does the human brain work? Stephen Furber of the University of Manchester discusses how they used Cadence Allegro tools to design the chips and boards of their SpiNNaker machine, the largest ne...
15 Jan 2020
|
Cadence Completes Acquisition of AWR Corporation from National InstrumentsCadence announced today that it has completed the acquisition of AWR Corporation from National Instruments Corporation.
15 Jan 2020
|
Cadence Expands Collaboration with Broadcom for 5nm and 7nm DesignsCadence announced that it expanded its collaboration with Broadcom Inc for the creation of semiconductor solutions targeting next-generation networking, broadband, enterprise storage, wireless and industri...
14 Jan 2020
|
Cadence Announces Fourth Quarter and Fiscal Year 2019 Financial Results WebcastCadence Design Systems, Inc. (NASDAQ: CDNS) will hold its fourth quarter and fiscal year 2019 financial results webcast on Wednesday, February 12, 2020 … Cadence is listed as one of …
10 Jan 2020
|
|
Display:
|