Filter Results:
- System Design and Verification (277)
- Digital Design and Signoff (163)
- Custom IC - Analog - RF Design (154)
- PCB Design and Analysis (133)
- Innovus Implementation System (70)
- Palladium XP Series (63)
- Simulation and Testbench Verification (61)
- Tempus Timing Signoff Solution (57)
- Silicon Signoff (57)
- IC Package Design and Analysis (54)
- Palladium Z1 Series (51)
- Quantus QRC Extraction (50)
- Incisive Enterprise Simulator (49)
- Incisive Specman Elite (46)
- Acceleration and Emulation (44)
- Voltus IC Power Integrity Solution (42)
- Virtuoso Layout Suite (41)
- PCB Layout (37)
- Circuit Design (36)
- Virtuoso ADE Product Suite (35)
- Allegro PCB Designer (35)
- Genus Synthesis Solution (35)
- Protium FPGA-Based Prototyping Platform (35)
- Formal and Static Verification (35)
- Circuit Simulation (34)
- Sigrity SystemSI (33)
- Block Implementation (33)
- Incisive vManager Solution (31)
- Virtuoso Analog Design Environment (30)
- Modus Test Solution (30)
- Library Characterization (29)
- Synthesis (28)
- SI PI Analysis Integrated Solution (28)
- FPGA-based Prototyping (27)
- Virtuoso ADE Assembler (26)
- SpeedBridge Adapters (26)
- SI PI Analysis (25)
- Virtuoso Liberate MX (25)
Cadence Announces First Quarter 2020 Financial Results WebcastCadence to announce first quarter 2020 financial results via webcast with Lip-Bu Tan, Chief Executive Officer, and John Wall, Senior Vice President and Chief Financial Officer.
03 Apr 2020
|
Microsoft Word - 315353_4.docxSOFTWARE LICENSE AND MAINTENANCE
TERMS AND CONDITIONS
FOR SYSTEM CARD LICENSE MODEL – FIXED … These Software License and Maintenance Terms and Conditions (“Terms”) apply to Orders …
286 KB
|
Best Full-Flow PPACadence revolutionized the way digital designers could solve their design challenges by revamping the entire digital tool suite with key enhancements such as integrated engines, massively parallel processi...
311 KB
|
Allegro Package Designer PlusThe Cadence Allegro® platform offers complete and scalable technology for the design and implementation of PCBs and complex packages. Cadence IC package design technology allows designers to optimize compl...
1 MB
|
Maxlinear Signing-Off using Tempus with Confidence for FinFET DesignsMaxlinear uses Tempus ECO and Tempus Signoff in an Innovus flow to reduce overall design closure time, improved PPA, and improve power.
25 Mar 2020
|
Cadence Design Systems, Inc. 2020 Proxy StatementNOTICE OF 2020 ANNUAL MEETING
OF STOCKHOLDERS … These items of business are more fully described in the proxy statement accompanying this notice … How to Vote:
Your vote is important …
2 MB
|
This is not your fathers advanced semiconductor packaging…An EDA perspectiveJohn Park (jpark@cadence.com)
Product Management Director – IC Packaging & Cross-Platform Solutions … What Is “More Than Moore” and How Does it Impact IC Packaging …
3 MB
|
Cadence Design Systems, Inc. Annual Report on Form 10-KUNITED STATES
SECURITIES AND EXCHANGE COMMISSION
Washington, D.C. 20549
FORM 10-K … (Mark One)
È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF …
480 KB
|
Cadence Digital Full Flow Optimized to Deliver Improved Quality of Results with Up to 3X Faster ThroughputCadence announced that the new release of the Cadence digital full flow—proven with hundreds of completed advanced-node tapeouts—has been enhanced to further optimize power, performance and area (PPA) resu...
17 Mar 2020
|
Cadence Elects Ita Brennan and Lewis Chew to Board of DirectorsCadence announced the election of Ita Brennan and Lewis Chew to its board of directors, effective March 15, 2020.
16 Mar 2020
|
|
Display:
|