Filter Results:
- Innovus Implementation System (52)
- Tempus Timing Signoff Solution (45)
- Voltus IC Power Integrity Solution (40)
- Quantus QRC Extraction (40)
- System Design and Verification (35)
- Digital Design and Signoff (34)
- Genus Synthesis Solution (27)
- Virtuoso ADE Product Suite (21)
- Physical Verification System (20)
- Virtuoso Layout Suite (20)
- Palladium Z1 Series (19)
- Voltus-Fi Custom Power Integrity Solution (19)
- Virtuoso Schematic Editor (16)
- Custom IC - Analog - RF Design (16)
- Palladium XP Series (14)
- Modus Test Solution (14)
- Spectre eXtensive Partitioning Simulator (XPS) (14)
- Virtuoso ADE Assembler (14)
- Spectre Accelerated Parallel Simulator (14)
- JaperGold Verification Platform (13)
- Virtuoso Liberate MX (13)
- Virtuoso Liberate (13)
- Virtuoso ADE Explorer (12)
- Virtuoso ADE Verifier (12)
- Virtuoso Liberate AMS (12)
- Silicon Signoff (12)
- Spectre Circuit Simulator (11)
- Virtuoso Variety (11)
- Sigrity PowerDC (11)
- Palladium Dynamic Power Analysis (10)
- Virtuoso RF Solution (10)
- Palladium Hybrid (10)
- Incisive vManager Solution (10)
- IC Package Design and Analysis (10)
- Virtuoso Liberate LV (10)
- Space-Based Router (9)
- Emulation Development Kit (9)
- Accelerated VIP (9)
- XCitePI (9)
- Sigrity XtractIM (9)
- Sigrity SystemSI (9)
- Circuit Simulation (9)
- Library Characterization (9)
- Liberate Trio Characterization Suite (9)
- Virtuoso Analog Design Environment (9)
- Incisive Enterprise Simulator (9)
- OrbitIO Interconnect Designer (8)
- Virtual JTAG Debug Interface (8)
- Incisive Functional Safety Simulator (8)
- CMP Predictor (8)
- SpeedBridge Adapters (8)
- LDE Electrical Analyzer (8)
- Xcelium Logic Simulation (8)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (8)
- QuickCycles Service (8)
- Perspec System Verifier (8)
- Cadence RocketSim Parallel Simulation Engine (8)
- Protium FPGA-Based Prototyping Platform (7)
- Allegro Package Designer (7)
- SiP Layout WLCSP (7)
- Spectre X Simulator (7)
- Conformal Low Power (7)
- Block Implementation (7)
- Incisive Specman Elite (7)
- SiP Layout (7)
- Synthesis (7)
Cadence Custom/AMS Flow Certified for the Samsung Foundry 3nm Advanced Process Technology for Early Design StartsCadence today announced that its custom and analog/mixed-signal IC design flow has achieved certification for Samsung Foundry’s 3nm GAA process technology for early design starts.
Released Date: 28 Oct 2020 |
Cadence Reports Third Quarter 2020 Financial ResultsCadence reported third quarter 2020 revenue of $667 million, compared to revenue of $580 million reported for the same period in 2019.
Released Date: 19 Oct 2020 |
Cadence Named One of the 2020 World’s Best Workplaces™ by Great Place to Work® and FortuneCadence announced that Great Place to Work and Fortune magazine have honored the company as one of the 2020 World’s Best Workplaces for the fifth time.
Released Date: 14 Oct 2020 |
New Cadence Clarity 3D Transient Solver Delivers Up to 10X Faster System-Level EMI SimulationCadence expanded its system analysis product line with the introduction of the Cadence Clarity 3D Transient Solver, a system-level simulation solution that solves electromagnetic interference (EMI) system ...
Released Date: 13 Oct 2020 |
Cadence Brings Verification IP to the Chip Level with New System VIP SolutionCadence today announced Cadence System VIP, a new suite of tools and libraries for automating system-on-chip (SoC) testbench assembly, bus and CPU traffic generation, cache-coherency validation and system ...
Released Date: 13 Oct 2020 |
TriEye Shortens Time to Market for Next-Generation CMOS-Based SWIR Image Sensors with the Cadence Spectre X SimulatorCadence today announced that TriEye used the Cadence Spectre X Simulator to accelerate the design of a next-generation CMOS-based SWIR image sensor.
Released Date: 12 Oct 2020 |
Cadence Pegasus Verification System Certified for TSMC N16, N12 and N7 Process TechnologiesCadence announced that the Pegasus Verification System has achieved the latest Design Rule Manual (DRM) certification for the TSMC N16, N12 and N7 process technologies.
Released Date: 08 Oct 2020 |
Cadence Announces Complete DDR5/LPDDR5 IP Solution for TSMC N5 Process TechnologyCadence announced the immediate availability of a complete, silicon-proven Cadence IP supporting the DDR5 and LPDDR5 DRAM memory standards on TSMC N5 process.
Released Date: 07 Oct 2020 |
Cadence GDDR6 IP Family Is Silicon Proven for TSMC N6 and Immediately Available for Both N6 and N7 Process TechnologiesCadence announced that Cadence IP for GDDR6 is silicon proven on TSMC’s N6, immediately available on both N6 and N7 and forthcoming for TSMC N5 process technologies.
Released Date: 07 Oct 2020 |
Cadence Announces Third Quarter Financial Results WebcastCadence Design Systems, Inc. (Nasdaq: CDNS) will hold its third quarter financial results webcast on Monday, October 19, 2020 … Participating on the webcast will be Lip-Bu Tan, chief …
Released Date: 02 Oct 2020 |
|
Display:
|