Filter Results:
- Innovus Implementation System (50)
- Tempus Timing Signoff Solution (42)
- Voltus IC Power Integrity Solution (38)
- Quantus QRC Extraction (37)
- System Design and Verification (34)
- Digital Design and Signoff (33)
- Genus Synthesis Solution (25)
- Virtuoso ADE Product Suite (20)
- Virtuoso Layout Suite (19)
- Physical Verification System (19)
- Palladium Z1 Series (18)
- Voltus-Fi Custom Power Integrity Solution (17)
- Custom IC - Analog - RF Design (16)
- Virtuoso Schematic Editor (16)
- Spectre eXtensive Partitioning Simulator (XPS) (14)
- Palladium XP Series (14)
- Modus Test Solution (14)
- Spectre Accelerated Parallel Simulator (14)
- Virtuoso ADE Assembler (14)
- JaperGold Verification Platform (13)
- Virtuoso Liberate MX (13)
- Virtuoso Liberate AMS (12)
- Virtuoso ADE Explorer (12)
- Virtuoso ADE Verifier (12)
- Virtuoso Liberate (12)
- Virtuoso Variety (11)
- Spectre Circuit Simulator (11)
- Sigrity PowerDC (11)
- Silicon Signoff (11)
- Palladium Hybrid (10)
- IC Package Design and Analysis (10)
- Virtuoso RF Solution (10)
- Virtuoso Liberate LV (10)
- Incisive vManager Solution (10)
- Palladium Dynamic Power Analysis (10)
- XCitePI (9)
- Sigrity XtractIM (9)
- Sigrity SystemSI (9)
- Circuit Simulation (9)
- Emulation Development Kit (9)
- Accelerated VIP (9)
- Liberate Trio Characterization Suite (9)
- Virtuoso Analog Design Environment (9)
- Space-Based Router (9)
- Incisive Enterprise Simulator (9)
- LDE Electrical Analyzer (8)
- Cadence RocketSim Parallel Simulation Engine (8)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (8)
- CMP Predictor (8)
- Library Characterization (8)
- Perspec System Verifier (8)
- Incisive Functional Safety Simulator (8)
- Virtual JTAG Debug Interface (8)
- SpeedBridge Adapters (8)
- OrbitIO Interconnect Designer (8)
- QuickCycles Service (8)
- Virtuoso Variation Option (7)
- Block Implementation (7)
- SiP Layout WLCSP (7)
- Xcelium Parallel Simulator (7)
- Protium FPGA-Based Prototyping Platform (7)
- Conformal Low Power (7)
- whats-new-in-sigrity-technology (7)
- Incisive Specman Elite (7)
- Indago Embedded Software Debug App (7)
- Indago Debug Platform (7)
- Spectre Accelerated Parallel Simulator (7)
- SiP Layout (7)
Cadence Achieves Digital and Custom/Analog EDA Flow Certification for TSMC N6 and N5 Process TechnologiesCadence announced that its digital full flow and custom/analog tool suites have been further enhanced to deliver optimal results on TSMC’s N6 and N5 process technologies.
Released Date: 02 Jun 2020 |
Ambarella Adopts Cadence Clarity 3D Solver for AI Vision Processor DevelopmentCadence announced that Ambarella, Inc. has adopted the Cadence Clarity 3D Solver for design of their next-generation AI vision processors.
Released Date: 01 Jun 2020 |
Cadence Optimizes Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device DevelopmentCadence announced that it has broadened its long-standing collaboration with Arm to advance the development of mobile devices based on the Arm Cortex-A78 and Cortex-X1 CPUs.
Released Date: 26 May 2020 |
Cadence's Lip-Bu Tan to Present at Bank of America Virtual ConferenceLip-Bu Tan, chief executive officer, Cadence Design Systems, Inc. (Nasdaq: CDNS … Mr. Tan will participate in a virtual fireside chat at the virtual Bank of America 2020 Global …
Released Date: 20 May 2020 |
Cadence Delivers 10 New Verification IP Targeting Automotive, Hyperscale Data Center and Mobile ApplicationsCadence today announced the availability of 10 new VIP solutions that allow engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols.
Released Date: 19 May 2020 |
Cadence Expands Design IP Portfolio with 56G Long-Reach PAM4 SerDes on TSMC N7 and N6 ProcessesCadence announced the availability of 56G long-reach SerDes IP on TSMC’s N7 and N6 process technologies.
Released Date: 18 May 2020 |
Cadence’s John Wall to Present at Cowen Virtual ConferenceJohn Wall will participate in a virtual fireside chat at the Cowen Virtual 2020 Technology, Media and Telecom Conference on May 28, 2020.
Released Date: 18 May 2020 |
Cadence’s Lip-Bu Tan to Present at J.P. Morgan Virtual ConferenceLip-Bu Tan will participate in a virtual fireside chat at the J.P. Morgan Technology, Media and Communications Conference on May 12, 2020.
Released Date: 06 May 2020 |
Cadence Reports First Quarter 2020 Financial ResultsCadence reported first quarter 2020 revenue of $618 million, compared to revenue of $577 million reported for the same period in 2019.
Released Date: 20 Apr 2020 |
Cadence to Hold Virtual 2020 Annual Meeting of StockholdersCadence announced that its 2020 Annual Meeting of Stockholders will be held only in a virtual format on Thursday, April 30, 2020, at 1:00 p.m. Pacific Time.
Released Date: 15 Apr 2020 |
|
Display:
|