

Click the 'Course Name' to the Course Description Page

Course Code (US)	Course Name	Duration (Day)	Jul	Aug	Sep	Location	Fees Per person/Per day (Tax Incl.)
<b>Custom Design with Virtuoso Technology</b>							
ES_84460	<a href="#">Virtuoso Layout Suite L - IC6.1.8 //Virtuoso Layout Design Basics</a>	1	8			Hsinchu	TWD 6,000
ES_84462	<a href="#">Virtuoso Layout Suite XL -IC6.1.7 //Virtuoso Connectivity-Driven Layout Transition</a>	2	21-22			Hsinchu	TWD 12,000
ES_83018	<a href="#">Skill Language Programming -v6.1.8</a>	2		10-11		Hsinchu	TWD 10,400
ES_84453	<a href="#">Skill Programming for IC Layout Design - v6.1.6</a>	1			1	Hsinchu	TWD 5,200
ES_86253-6	<a href="#">ADE Explorer and Assembler v6.1.8 (S1~S4)</a>	2			28-29	Hsinchu	TWD 12,000
ES_84474	<a href="#">Virtuoso Spectre RF - v6.1</a>	2		4-5		Hsinchu	TWD 12,000
ES_82086	<a href="#">Analog Modeling with Verilog -A - Spectre17.1</a>	1	19			Hsinchu	TWD 6,000
ES_84468	<a href="#">Mixed Signal Simulations Using Spectre AMS Designer v20.09</a>	1			14	Hsinchu	TWD 6,000
(Q2&Q4 only) 2022Q4	<a href="#">Assura DRC Verification - v3.1.7</a>	1				Hsinchu	TWD 6,000
	<a href="#">Assura LVS Verification- v3.1.7</a>	1				Hsinchu	TWD 6,000
	<a href="#">Assura DRC/ LVS Rules Writer - v3.1.4</a>	2				Hsinchu	TWD 12,000
ES_84465	<a href="#">Quantus Transistor-Level v 19.1 - T1: Overview and Technology Setup; &amp; T2: Parasitic Extraction</a>	1			8	Hsinchu	TWD 6,000
<b>Digital Design and Signoff</b>							
ES_86141	<a href="#">Innovus Implementation System (Block) v21.1</a>	3		24-25-26		Hsinchu	TWD 18,000
ES_86142	<a href="#">Innovus Implementation System (Hierarchical) v20.1</a>	1			13	Hsinchu	TWD 6,000
ES_82130	<a href="#">Abstract Generator - v5.1.41</a>	1	15			Hsinchu	TWD 6,000
ES_86143	<a href="#">Low-Power Flow with Innovus Implementation System v21.1 (aka: Low Power Workshop-Backend Flow)</a>	1		16		Hsinchu	TWD 6,000
ES_86220	<a href="#">Genus Synthesis Solution with Stylus Common UI v20.1</a>	2	26-27			Hsinchu	TWD 12,000
ES_82169	<a href="#">Voltus Power-Grid Analysis and Signoff v20.1</a>	2			15-16	Hsinchu	TWD 12,000
ES_82147	<a href="#">Tempus Signoff Timing Analysis and Closure v20.1</a>	1			30	Hsinchu	TWD 6,000
<b>Equivalence Checking</b>							
ES_82123	<a href="#">Conformal Equivalence Checking v21.1</a>	1	7			Hsinchu	TWD 6,000
ES_82142	<a href="#">Encounter Conformal Constraint Designer (SDC/CDC Checks)</a>	1	20			Hsinchu	TWD 6,000
ES_82156	<a href="#">Conformal Low-Power Verification v20.1</a>	1			27	Hsinchu	TWD 6,000
ES_82194	<a href="#">Encounter Conformal ECO v20.1</a>	1		31		Hsinchu	TWD 6,000
<b>System Design and Verification (FV)</b>							
ES_86218	<a href="#">Xcelium Simulator V19.03</a>	2	13-14			Hsinchu	TWD 12,000
ES_86225	<a href="#">Xcelium Integrated Coverage V20.09</a>	1		23		Hsinchu	TWD 6,000
ES_82159	<a href="#">SystemVerilog Language for Verification v21.1</a>	2			20-21	Hsinchu	TWD 10,400
<b>PCB and Sigrity</b>							
ES_86090	<a href="#">SiP Layout v17.2</a>	3		17-18-19		Hsinchu	TWD 18,000
(Q1&Q3 only) 2022Q3	<a href="#">Allegro High-Speed Constraint Management v17.2</a>	2	28-29			Hsinchu	TWD 12,000
	<a href="#">Sigrity PowerDC and OptimizePI</a>	2			6-7	Hsinchu	TWD 12,000
	<a href="#">PowerSI + Clarity : Wideband Model Extraction Technology</a>	2			22-23	Hsinchu	TWD 12,000
(Q2&Q4 only) 2022Q4	<a href="#">XtractIM : Allegro Sigrity Package Assessment and Model Extraction</a>	2				Hsinchu	TWD 12,000
	<a href="#">SystemSI – Basic</a>	2				Hsinchu	TWD 12,000
	<a href="#">SystemSI – Advanced</a>	2				Hsinchu	TWD 12,000

2022.6.7 updated

Remark ● Cadence General Tool training= NTD 6,000 (per day/per person) ; Cadence Language training: NTD 5,200 (per day/per person)

● Cadence Taipei Classroom is not scheduled with training in 2022/Q1. (台北教室設備維護中 · 本季無課程安排在台北 · )