

Course Code (US)		天數	July	Aug	Sept	地點	課程費用/每人 (含稅)
<b>Custom IC, Analog and RF Design</b>							
ES_84460	<a href="#">Virtuoso Layout Suite L - v6.1.8 //Virtuoso Layout Design Basics</a>	1	7			新竹	TWD 6,000
ES_84462	<a href="#">Virtuoso Layout Suite XL - v6.1.5 //Virtuoso Connectivity-Driven Layout</a>	2	28-29			新竹	TWD 12,000
ES_83018	<a href="#">Skill Language Programming -v6.1.8</a>	2			9-10	新竹	TWD 10,400
ES_84453	<a href="#">Skill Programming for IC Layout Design - v6.1.6</a>	1			24	新竹	TWD 5,200
ES_82083	<a href="#">Virtuoso Analog Design Environment - v 6.1.8</a>	2	14-15			新竹	TWD 12,000
ES_84474	<a href="#">Virtuoso Spectre RF - v6.1</a>	2		13-14		新竹	TWD 12,000
ES_82086	<a href="#">Analog Modeling with Verilog -A - Spectre17.1</a>	1		25		新竹	TWD 6,000
ES_84468	<a href="#">Virtuoso AMS Designer - v11.1</a>	1			15	新竹	TWD 6,000
(二四季排課) 2020Q4	<a href="#">Assura DRC Verification - v3.1.7</a>	1				新竹	TWD 6,000
	<a href="#">Assura LVS Verification- v3.1.7</a>	1				新竹	TWD 6,000
	<a href="#">Assura DRC/ LVS Rules Writer - v3.1.4</a>	2				新竹	TWD 12,000
ES_84465	<a href="#">Cadence QRC RF Transistor and Substrate-level Extraction v11.1</a>	1			17	新竹	TWD 6,000
<b>Digital Design and Signoff</b>							
ES_86220	<a href="#">Genus Synthesis Solution with Stylus Common UI v19.1</a>	2		4-5		新竹	TWD 12,000
ES_82160	<a href="#">Innovus Implementation System (Block) v19.1</a>	3	8-9-10			新竹	TWD 18,000
ES_82162	<a href="#">Innovus Implementation System (Hierarchical) v19.1</a>	1		12		新竹	TWD 6,000
ES_82130	<a href="#">Abstract Generator - v5.1.41</a>	1	17			新竹	TWD 6,000
ES_82169	<a href="#">Voltus Power-Grid Analysis and Signoff v18.1</a>	2			1-2	新竹	TWD 12,000
ES_82147	<a href="#">Tempus Signoff Timing Analysis and Closure v18.1</a>	1			11	新竹	TWD 6,000
<b>Equivalence Checking, System Design and Verification</b>							
ES_82123	<a href="#">Conformal Equivalence Checking v19.1</a>	1		11		新竹	TWD 6,000
ES_82142	<a href="#">Encounter Conformal Constraint Designer (SDC/CDC Checks) - v16.2</a>	1	16			新竹	TWD 6,000
ES_82156	<a href="#">Low-Power Verification with Encounter Conformal- v18.1</a>	1			8	新竹	TWD 6,000
ES_82194	<a href="#">Encounter Conformal ECO v18.1</a>	1		18		新竹	TWD 6,000
ES_86218	<a href="#">Xcelium Simulator V19.03</a>	2	21-22			新竹	TWD 12,000
ES_86225	<a href="#">Xcelium Integrated Coverage V17.04</a>	1		26		新竹	TWD 6,000
ES_82159	<a href="#">SystemVerilog Language for Verification v9.2</a>	2			22-23	新竹	TWD 10,400
<b>PCB and Sigrity</b>							
ES_86090	<a href="#">SiP Layout v17.2</a>	3		19-20-21		台北or新竹	TWD 18,000
(一三季排課)	<a href="#">Allegro High-Speed Constraint Management v17.2</a>	2	23-24			台北or新竹	TWD 12,000
	<a href="#">PowerDC + Static Thermal + OptimizePI : The consideration of PI analysis</a>	2		6-7		台北or新竹	TWD 12,000
	<a href="#">PowerSI + Clarity : Wideband Model Extraction Technology</a>	2			29-30	台北or新竹	TWD 12,000
(二四季排課) 2020Q4	<a href="#">XtractIM : Allegro Sigrity Package Assessment and Model Extraction</a>	2				台北or新竹	TWD 12,000
	<a href="#">SystemSI - Basic</a>	2				台北or新竹	TWD 12,000
	<a href="#">SystemSI - Advanced</a>	2				台北or新竹	TWD 12,000
<b>推廣體驗(Workshop) - 免費 (FREE)</b>							
(一三季排課)	<b>【Workshop】 Universal Verification Methodology (UVM)-System Verilog Workshop</b>	1	30			新竹	TWD 0
n/a	<b>【Workshop】 Low Power Workshop-Frontend Flow</b>	1			3	新竹	TWD 0
n/a	<b>【Workshop】 Low Power Workshop-Backend Flow</b>	1			4	新竹	TWD 0

2020.2.27 updated

註：● 收費標準：Cadence General Tool training= NTD 6,000 (每人/每天)；Cadence Language training: NTD 5,200 (每人/每天)

● SPB/Sigrity課程，地點為「台北or新竹」，係指：最後開課地點，取決於學員公司所在地大宗者，辦於Cadence新竹或台北辦公室