Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP
<table>
<thead>
<tr>
<th>Logic Design</th>
<th>PCB Design</th>
<th>SI/PI Analysis</th>
<th>Library Development</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allegro® Design Entry HDL Front-to-Back Flow</td>
<td>Allegro Design Entry Using OrCAD® Capture</td>
<td>Essential High-Speed PCB Design for Signal Integrity</td>
<td>Allegro PCB Librarian</td>
</tr>
<tr>
<td>Allegro Design Entry HDL Basics</td>
<td>OrCAD CIS</td>
<td>PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials</td>
<td>Allegro EDM PCB Librarian</td>
</tr>
<tr>
<td>Allegro System Capture</td>
<td>OrCAD Capture Constraint Manager PCB Flow</td>
<td>Allegro Sigrity™ SI Foundations</td>
<td>Allegro EDM for Administrators</td>
</tr>
<tr>
<td>Allegro System Architect</td>
<td>Allegro EDM Design Entry HDL Front-to-Back Flow</td>
<td>Allegro Sigrity PI</td>
<td>Allegro EDM Administration for OrCAD</td>
</tr>
<tr>
<td>Allegro Design Reuse</td>
<td>Allegro Team Design Authoring</td>
<td>Sigryt PowerDC™ and OptimizePI™</td>
<td>Allegro Design Entry HDL SKILL® Programming Language</td>
</tr>
<tr>
<td>Allegro AMS Simulator</td>
<td>Allegro EDM for Engineers and Designers</td>
<td>Sigryt SystemSI™ for Parallel Bus and Serial Link Analysis</td>
<td>Allegro PCB Editor SKILL®</td>
</tr>
<tr>
<td>Allegro AMS Simulator Advanced Analysis</td>
<td>Analog Simulation with PSpice®</td>
<td>Model Generation and Analysis using PowerSI, Broadband SPICE and 3D-EM</td>
<td>Allegro PCB Editor SKILL®</td>
</tr>
<tr>
<td>New Course 3 3</td>
<td>New Course 2</td>
<td>New Course 3</td>
<td>New Course 3</td>
</tr>
</tbody>
</table>

© 2020 Cadence Design Systems, Inc.
# IC Package Design and Analysis Learning Map

## IC Package Design
- **SiP Layout**
- **Allegro® Package Designer**
- **Allegro FPGA System Planner**
- **Allegro Sigrity Package Assessment and Model Extraction**
- **OrbitIO™ System Planner**
- **Advanced Design Verification with the RAVEL Programming Language**
- **Allegro Package Designer Plus**

## SI/PI Analysis
- **Allegro Sigrity™ SI Foundations**
- **Allegro Sigrity PI**
- **Sigrity PowerDC™ and OptimizePI™**
- **Sigrity SystemSI™ for Parallel Bus and Serial Link Analysis**
- **Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM**
- **Clarity 3D Solver**
- **Celsius Thermal Solver**
Digital Design and Signoff Learning Map

**Synthesis and Test**
- Design For Test Fundamentals
- Virtuoso® Digital Implementation
  - Genus™ Synthesis Solution with Stylus Common UI
  - Low-Power Synthesis Flow with Genus Stylus Common UI
  - Test Synthesis with Genus Stylus Common UI
- Advanced Synthesis with Genus Stylus Common UI
- Fundamentals of IEEE 1801 Low-Power Specification Format
- Modus DFT Software Solution
- Joules™ Power Calculator

**Implementation**
- Basic Static Timing Analysis
- Innovus Implementation System (Block)
- Innovus Implementation System (Hierarchical)
- Low-Power Flow with Innovus Implementation System
- Innovus Clock Concurrent Optimization Technology for Clock Tree Synthesis

**Silicon Signoff**
- Tempus™ Signoff Timing Analysis and Closure
- Voltus™ Power-Grid Analysis and Signoff

**Equivalence Checking**
- Conformal® Equivalence Checking
- Conformal Low-Power Verification
- Conformal ECO

**Cadence® RTL-to-GDSII Flow**
- Online Course Available
- Digital Badge Available

© 2020 Cadence Design Systems, Inc.