Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® Technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

Contents

• PCB Design and Analysis
• Custom IC, Analog, and RF Design
• Digital Design and Signoff
• System Design and Analysis
• IC Package Design and Analysis
• Tensilica® Processor IP
## PCB Design and Analysis Learning Map

### Logic Design
- **Allegro® Design Entry HDL Front-to-Back Flow**
- **Allegro Design Entry Using OrCAD® Capture**
- **OrCAD CIS**
- **Allegro System Design Authoring**
- **Allegro System Architect**
- **Allegro Design Reuse**
- **Allegro AMS Simulator**
- **Analog Simulation with PSpice®**

### PCB Design
- **Allegro PCB Editor Basic Techniques**
- **Allegro PCB Editor Intermediate Techniques**
- **Allegro PCB Router Basics**
- **Allegro Team Design Authoring**
- **Allegro AMS Simulator Advanced Analysis**
- **Advanced Design Verification with the RAVEL Programming Language**

### SI/PI Analysis
- **Essential High-Speed PCB Design for Signal Integrity**
- **PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials**
- **Allegro Sigrity™ SI Foundations**
- **Allegro Sigrity PI**
- **Sigrity PowerDC™ and OptimizePI™**
- **Sigrity SystemSI™ for Parallel Bus and Serial Link Analysis**
- **Model Generation and Analysis using PowerSI, Broadband SPICE and 3D-EM**

### Library Development
- **Allegro PCB Librarian**
- **Allegro EDM PCB Librarian**
- **Allegro EDM for Administrators**
- **Allegro EDM Administration for OrCAD**
- **Allegro Design Entry HDL SKILL® Programming Language**
- **Allegro PCB Editor SKILL Programming Language**
## IC Package Design

<table>
<thead>
<tr>
<th>Course</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiP Layout</td>
<td></td>
</tr>
<tr>
<td>Allegro® Package Designer</td>
<td></td>
</tr>
<tr>
<td>Allegro FPGA System Planner</td>
<td></td>
</tr>
<tr>
<td>Allegro Sigrity Package Assessment and Model Extraction</td>
<td></td>
</tr>
<tr>
<td>OrbitIO™ System Planner</td>
<td></td>
</tr>
<tr>
<td>Advanced Design Verification with the RAVEL Programming Language</td>
<td>New</td>
</tr>
</tbody>
</table>

## SI/PI Analysis

<table>
<thead>
<tr>
<th>Course</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allegro Sigrity™ SI Foundations</td>
<td></td>
</tr>
<tr>
<td>Allegro Sigrity PI</td>
<td></td>
</tr>
<tr>
<td>Sigity PowerDC™ and OptimizePI™</td>
<td></td>
</tr>
<tr>
<td>Sigity SystemSI™ for Parallel Bus and Serial Link Analysis</td>
<td>New</td>
</tr>
<tr>
<td>Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM</td>
<td>3</td>
</tr>
</tbody>
</table>