Cadence Training Learning Maps

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® Technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

Contents
- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP
# PCB Design and Analysis Learning Map

## Logic Design
- **Beginner**
  - Allegro® Design Entry HDL Front-to-Back Flow
  - Allegro Design Entry Using OrCAD® Capture
  - Allegro System Architect
  - Allegro Design Reuse
  - Allegro System Design Authoring
  - Allegro AMS Simulator

## PCB Design
- **Beginner**
  - Allegro PCB Editor Basic Techniques
  - Allegro PCB Editor Intermediate Techniques
  - Allegro PCB Router Basics
  - Allegro PCB Editor Advanced Methodologies
  - Allegro High-Speed Constraint Management

## SI/PI Analysis
- **Beginner**
  - Essential High-Speed PCB Design for Signal Integrity
  - PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials
  - Allegro Sigrity™ SI Foundations
  - Allegro Sigrity PI

## Library Development
- **Beginner**
  - Allegro PCB Librarian
  - Allegro EDM PCB Librarian
  - Allegro EDM for Administrators

## Advanced Design Verification
- **Advanced**
  - Allegro Update Training
  - Advanced Design Verification with the RAVEL Programming Language

## Analog Simulation
- **Beginner**
  - Analog Simulation with PSpice®
  - Analog Simulation with PSpice Advanced Analysis

## Analog Simulation with PSpice Advanced Analysis
- **Advanced**
  - Advanced Design Verification with the RAVEL Programming Language

## New Course
- New Course
- Number of days for instructor-led course
- Tiers of Cadence products used in course
- Online Course Available
- Digital Badge Available

© 2019 Cadence Design Systems, Inc.
<table>
<thead>
<tr>
<th>IC Package Design</th>
<th>SI/PI Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiP Layout</td>
<td>Allegro Sigrity™ SI Foundations</td>
</tr>
<tr>
<td>Allegro® Package Designer</td>
<td>Allegro Sigrity PI</td>
</tr>
<tr>
<td>Allegro FPGA System Planner</td>
<td>Sigry PowerDC™ and OptimizePI™</td>
</tr>
</tbody>
</table>
| Allegro Sigrity Package Assessment and Model Extraction| Sigrity SystemSI™ for Parallel Bus and Serial Link Analysis  
|                                                       | Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM |
| OrbitIO™ System Planner                               | Clarity 3D Solver                                   |
| Advanced Design Verification with the RAVEL Programming Language | |