



# Learning Maps

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at <https://www.cadence.com/training>.

## Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP

# PCB Design and Analysis Learning Map

Beginner

Advanced

Beginner

Advanced

Logic Design	PCB Design	SI/PI Analysis	Library Development	
<p>Allegro® Design Entry HDL Front-to-Back Flow   </p> <p>Allegro Design Entry HDL Basics  </p> <p>Allegro System Capture   </p> <p>Allegro System Architect  </p> <p>Allegro Design Reuse  </p> <p>Allegro AMS Simulator  </p> <p>Allegro AMS Simulator Advanced Analysis  </p>	<p>Allegro Design Entry Using OrCAD® Capture  </p> <p>OrCAD CIS </p> <p>OrCAD Capture Constraint Manager PCB Flow  </p> <p>Allegro EDM Design Entry HDL Front-to-Back Flow  </p> <p>Allegro Team Design Authoring  </p> <p>Allegro EDM for Engineers and Designers  </p> <p>Analog Simulation with PSpice®  </p> <p>Analog Simulation with PSpice Advanced Analysis  </p>	<p>Allegro PCB Editor Basic Techniques   </p> <p>Allegro PCB Editor Intermediate Techniques   </p> <p>Allegro PCB Router Basics  </p> <p>Allegro PCB Editor Advanced Methodologies  </p> <p>Allegro High-Speed Constraint Management   </p> <p>Allegro Update Training   </p> <p>Advanced Design Verification with the RAVEL Programming Language   </p>	<p>Essential High-Speed PCB Design for Signal Integrity </p> <p>PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials </p> <p>Allegro Sigrity™ SI Foundations  </p> <p>Allegro Sigrity PI  </p> <p>Sigrity PowerDC™ and OptimizePI™  </p> <p>Sigrity SystemSI™ for Parallel Bus and Serial Link Analysis  </p> <p>Model Generation and Analysis using PowerSI, Broadband SPICE and 3D-EM  </p> <p>Clarity 3D Solver   </p> <p>Celsius Thermal Solver   </p>	<p>Allegro PCB Librarian   </p> <p>Allegro EDM PCB Librarian   </p> <p>Allegro EDM for Administrators  </p> <p>Allegro EDM Administration for OrCAD  </p> <p>Allegro Design Entry HDL SKILL® Programming Language  </p> <p>Allegro PCB Editor SKILL Programming Language   </p>

# IC Package Design and Analysis Learning Map

Beginner



Advanced

## IC Package Design

SiP Layout



Allegro® Package Designer



Allegro FPGA System Planner



Allegro Sigrity Package Assessment and Model Extraction



OrbitIO™ System Planner



Advanced Design Verification with the RAVEL Programming Language **NEW**



Allegro Package Designer Plus **NEW**



## SI/PI Analysis

Allegro Sigrity™ SI Foundations



Allegro Sigrity PI



Sigrity PowerDC™ and OptimizePI™



Sigrity SystemSI™ for Parallel Bus and Serial Link Analysis



Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM



Clarity 3D Solver **NEW**



Celsius Thermal Solver **NEW**



Beginner



Advanced



New Course



Number of days for instructor-led course



Tiers of Cadence products used in course



Online Course Available


Beginner

Advanced

Beginner

Advanced

## Circuit Design, Simulation, Modeling and RF Design



Beginner

Advanced

Beginner

Advanced

## IC CAD

- SKILL® Language Programming Introduction 2
- SKILL Language Programming 5
- SKILL Development of Parameterized Cells 2
- SKILL Programming for IC Layout Design 2
- Advanced SKILL Language Programming 3

## Layout Design and Advanced Nodes

- Virtuoso® Layout Design Basics 1
- Virtuoso Connectivity-Driven Layout Transition 2
- Virtuoso Abstract Generator 1
- Virtuoso Floorplanner 1
- Virtuoso Space-Based Router 2
- Virtuoso Space-Based Router Express 0.5

### Virtuoso® Layout Pro Series

- T1: Env. and Basic Commands 1
- T2: Create and Edit Commands 1
- T3: Basic Commands 1
- T4: Advanced Commands 1
- T5: Interactive Routing 1
- T6: Constraint-Driven Flow and Power Routing 0.5
- T7: Module Generator and Floorplanner 0.5
- T8: Debugging Layout Issues 0.5
- T9: Virtuoso Design Planner 2

- Virtuoso® Advanced-Node – ICADV
  - Virtuoso Layout for Adv. Nodes 2
  - T1: Place and Route 1
  - T2: Electromigration 0.5
- Virtuoso® Advanced-Node and Methodology - ICADVM
  - Virtuoso Layout for Advanced Nodes and Methodology Platform 0.5

## Layout Verification

- Pegasus Verification System 2
- Physical Verification System (PVS) 2
- Physical Verification Language Rules-Writer 2
- Quantus™ Extraction Solution Transistor-Level Series
  - T1: Overview and Technology Setup 0.5
  - T2: Parasitic Extraction 1
  - T3: Extracted View Flows and Advanced Features 0.5
- Transistor Level Power Signoff with Voltus™-Fi 1.5

# Digital Design and Signoff Learning Map

Beginner

Advanced

Beginner

Advanced

## Synthesis and Test      Implementation      Silicon Signoff      Equivalence Checking

Cadence® RTL-to-GDSII Flow



Design For Test Fundamentals



Virtuoso® Digital Implementation



Genus™ Synthesis Solution with Stylus Common UI



Low-Power Synthesis Flow with Genus Stylus Common UI

NEW



Test Synthesis with Genus Stylus Common UI

NEW



Advanced Synthesis with Genus Stylus Common UI



Fundamentals of IEEE 1801 Low-Power Specification Format



Modus DFT Software Solution



Joules™ Power Calculator



Innovus™ Implementation System (Block)



Innovus Implementation System (Hierarchical)



Low-Power Flow with Innovus Implementation System



Innovus Clock Concurrent Optimization Technology for Clock Tree Synthesis



Basic Static Timing Analysis



Tempus™ Signoff Timing Analysis and Closure



Voltus™ Power-Grid Analysis and Signoff



Conformal® Equivalence Checking



Conformal Low-Power Verification



Conformal ECO




# System Design and Verification Learning Map

Beginner

Beginner

## Simulation, Coverage and Debug



Advanced


Advanced

# System Design and Verification Learning Map

Beginner

Beginner

## Design and Verification Languages



Advanced

Advanced



# Tensilica Processor IP Learning Map

## Tensilica Xtensa LX

## ConnX DSP

## Fusion DSP

## HiFi Audio DSP

## Vision DSP

[Tensilica® Xtensa® LX Processor Fundamentals](#)

**NEW**



[Tensilica Xtensa LX Processor Interfaces](#)



[Tensilica Xtensa LX Hardware Verification and EDA](#)



[Tensilica Instruction Extension Language and Design](#)

1



[Tensilica System Modeling using XTSC](#)

**NEW**



[Tensilica ConnX BBE16EP Baseband Engine](#)

2

[Tensilica ConnX BBE32EP Baseband Engine](#)

2



[Tensilica ConnX BBE64EP Baseband Engine](#)

2

[Tensilica Fusion F1 DSP](#)



[Tensilica Fusion G3 DSP](#)

2



[Tensilica Fusion G6 DSP](#)

2

[Tensilica Audio Codec API](#)

0.5

[Tensilica HiFi 2/EP/Mini Audio Engine ISA](#)



[Tensilica HiFi 3 Audio Engine ISA](#)



[Tensilica HiFi 4 DSP](#)

**NEW**



[Tensilica HiFi 5 DSP](#)

**NEW**



[Tensilica Vision P5 DSP](#)

2



[Tensilica Vision P6 DSP](#)

2



[Tensilica DNA 100 Architecture and Programming](#)

**NEW**






# Tensilica Processor IP Learning Map


## Tensilica Xtensa NX



## ConnX DSP



## Vision DSP




[Tensilica® Xtensa® NX Processor Fundamentals](#)  



[Tensilica Xtensa NX Processor Interfaces](#) 



[Tensilica Xtensa NX Hardware Verification and EDA](#) 

[Tensilica Instruction Extension Language and Design](#)  

[Tensilica System Modeling using XTSC](#)  

[Tensilica ConnX B10 DSP](#)   

[Tensilica ConnX B20 DSP](#)  

[Tensilica Vision Q7 DSP](#)  



# cādence®

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at [www.cadence.com/go/trademarks](http://www.cadence.com/go/trademarks) are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.