Learning Maps

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP
<table>
<thead>
<tr>
<th>IC Package Design</th>
<th>SI/PI Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiP Layout</td>
<td>Allegro Sigrity™ SI Foundations</td>
</tr>
<tr>
<td>Allegro® Package Designer</td>
<td>Allegro Sigrity PI</td>
</tr>
<tr>
<td>Allegro FPGA System Planner</td>
<td>Sigrit PowerDC™ and OptimizePI™</td>
</tr>
<tr>
<td>Allegro Sigrity Package Assessment and Model Extraction</td>
<td>TopXplorer SystemSI for Parallel Bus and Serial Link Analysis</td>
</tr>
<tr>
<td>OrbitIO™ System Planner</td>
<td>Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM</td>
</tr>
<tr>
<td>Advanced Design Verification with the RAVEL Programming Language</td>
<td>Clarity 3D Solver</td>
</tr>
<tr>
<td>Allegro Package Designer Plus</td>
<td>Celsius Thermal Solver</td>
</tr>
</tbody>
</table>

- **New Course**
- **Number of days for instructor-led course**
- **Tiers of Cadence products used in course**
- **Online Course Available**

© 2020 Cadence Design Systems, Inc.
Custom IC, Analog and RF Design Learning Map

Circuit Modeling, Analog/Mixed-Signal/RF Circuit Design and Simulation

**Mixed-Signal Simulation**
- Mixed-Signal Simulations using Spectre AMS Designer
- Command-Line Based Mixed-Signal Simulations w/ Xcelium Use Model
- SimVision for Debugging Mixed-Signal Simulations

**AMS/Real Number Modeling**
- Analog Modeling with Verilog-A
- Behavioral Modeling with Verilog AMS
- Real Modeling with Verilog-AMS
- Real Modeling with SystemVerilog
- SystemVerilog Real Number Modeling (SV-RNM) Based Advanced Verification

**Virtuoso Schematic Editor**
- New
- 1
- XL
- 2

**Virtuoso Visualization and Analysis**
- 1
- 2

**Virtuoso® ADE Explorer & Assembler Series**
- S1 ADE Explorer & Single Test Corner Analysis
- S2 ADE Assembler & Multi Test Corner Analysis
- S3 Sweeping Variables and Simulating Corners
- S4 Monte Carlo, Real-Time Tuning & Run Plans

**Virtuoso® ADE Verifier Series**
- S1 Setup, Run, & View Verifier Results
- S2 Reference Flow and Analog Coverage Using the Setup Library Assistant

**Spectre® Simulator Fundamentals Series**
- S1 Spectre Basics
- S2 Large-Signal Analysis
- S3 Small-Signal Analysis
- S4 Spectre MDL

**High Performance Spectre Simulation**
- Design Checks and Asserts

**Virtuoso® Spectre® Pro Series**
- S1 DC Algorithm
- S2 AC, XF, STB, Noise
- S3 Transient Algorithm
- S4 Fourier Transform
- S5 Transient Noise

**Spectre RF Series**
- Spectre® RF Shooting Newton
- Spectre® RF Harmonic Balance

**5G mmWave Handset System Design**
- S1 RFIC (Transceiver) Design

**New Course**
- Number of days for instructor-led course
- Tiers of Cadence products used in course
- Online Course Available
- Digital Badge Available

© 2020 Cadence Design Systems, Inc.
Custom IC, Analog and RF Design Learning Map

IC CAD

SKILL Language Programming Introduction
SKILL Language Programming
SKILL Development of Parameterized Cells
Advanced SKILL Language Programming

Layout Design and Advanced Nodes

Virtuoso® Layout Design Basics
Virtuoso Connectivity-Driven Layout Transition
Virtuoso Abstract Generator
Virtuoso Floorplanner

Virtuoso® Advanced-Node – ICADVM

Virtuoso Layout for Advanced Nodes

Virtuoso Layout Pro Series

T1: Env. and Basic Commands
T2: Create and Edit Commands
T3: Basic Commands
T4: Advanced Commands
T5: Interactive Routing
T6: Constraint-Driven Flow and Power Routing
T7: Module Generator and Floorplanner
T8: Concurrent Layout Editing
T9: Virtuoso Design Planner

Layout Verification

Pegasus Verification System
Physical Verification System
Physical Verification System (PVS)
Physical Verification Language Rules-Writer

Quantus™ Extraction Solution
Transistor-Level Series

T1: Overview and Technology Setup
T2: Parasitic Extraction
T3: Extracted View Flows and Advanced Features