Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at https://www.cadence.com/training.

Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Tensilica® Processor IP
<table>
<thead>
<tr>
<th>IC Package Design</th>
<th>SI/PI Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiP Layout</td>
<td>Allegro Sigrity™ SI Foundations</td>
</tr>
<tr>
<td>Allegro® Package Designer</td>
<td>Allegro Sigrity PI</td>
</tr>
<tr>
<td>Allegro FPGA System Planner</td>
<td>Sigtry PowerDC™ and OptimizePI™</td>
</tr>
<tr>
<td>Allegro Sigrity Package Assessment and Model Extraction</td>
<td>TopXplorer SystemSI for Parallel Bus and Serial Link Analysis</td>
</tr>
<tr>
<td>OrbitIO™ System Planner</td>
<td>Model Generation and Analysis using PowerSI, Broadband SPICE, and 3D-EM</td>
</tr>
<tr>
<td>Advanced Design Verification with the RAVEL Programming Language</td>
<td>Clarity 3D Solver</td>
</tr>
<tr>
<td>Allegro Package Designer Plus</td>
<td>Celsius Thermal Solver</td>
</tr>
</tbody>
</table>

*© 2020 Cadence Design Systems, Inc.*
Custom IC, Analog and RF Design Learning Map

**Circuit Design, Simulation, Modeling and RF Design**

- **Analog Modeling with Verilog-A**
- **Mixed-Signal Simulations using Spectre AMS Designer**
- **Command-Line Based Mixed-Signal Simulations w/ Xcellium Use Model**
- **Behavioral Modeling with Verilog AMS**
- **Behavioral Modeling with VHDL-AMS**
- **Real Modeling with Verilog-AMS**
- **Real Modeling with SystemVerilog**
- **SystemVerilog Real Number Modeling (SV-RNM) Based Advanced Verification**
- **Virtuoso Schematic Editor**
- **Virtuoso Visualization and Analysis**
- **Virtuoso® ADE Explorer & Assembler Series**
  - **S1 ADE Explorer & Single Test Corner Analysis**
  - **S2 ADE Assembler & Multi Test Corner Analysis**
  - **S3 Sweeping Variables and Simulating Corners**
  - **S4 Monte Carlo, Real-Time Tuning & Run Plans**
- **Design Checks and Asserts**
- **Virtuoso® ADE Verifier Series**
  - **S1 Setup, Run, & View Verifier Results**
  - **S2 Reference Flow and Analog Coverage Using the Setup Library Assistant**
- **5G mmWave Handset System Design – S1 RFIC (Transceiver) Design**

**Spectre® Simulator Fundamentals Series**

- **S1 Spectre Basics**
- **S2 Large-Signal**
- **S3 Small-Signal**
- **S4 Spectre MDL**

**Spectre Accelerated Parallel Simulator (APS)**

**Spectre XPS for Mixed-Signal Designs**

**Virtuoso® Spectre® Pro Series**

- **S1 DC Algorithm**
- **S2 AC, XF, STB, Noise**
- **S3 Transient Algorithm**
- **S4 Fourier Transform**
- **S5 Transient Noise**

**Virtuoso Schematic Editor**

- **S1 Setup, Run, & View Verifier Results**
- **S2 Reference Flow and Analog Coverage Using the Setup Library Assistant**

**Virtuoso Visualization and Analysis**

- **S1 Reference Flow and Analog Coverage Using the Setup Library Assistant**
- **S2 Reference Flow and Analog Coverage Using the Setup Library Assistant**

**Virtuoso® ADE Explorer & Assembler Series**

- **S3 Sweeping Variables and Simulating Corners**
- **S4 Monte Carlo, Real-Time Tuning & Run Plans**

**Design Checks and Asserts**

- **S1 Setup, Run, & View Verifier Results**
- **S2 Reference Flow and Analog Coverage Using the Setup Library Assistant**

**Virtuoso® ADE Verifier Series**

- **S3 Sweeping Variables and Simulating Corners**
- **S4 Monte Carlo, Real-Time Tuning & Run Plans**

**5G mmWave Handset System Design – S1 RFIC (Transceiver) Design**

**Spectre® RF Shooting Newton**

**Spectre® RF Harmonic Balance**

© 2020 Cadence Design Systems, Inc.
System Design and Verification Learning Map

Simulation, Coverage and Debug

- Cadence® RTL-To-GDSII Flow
- VIP Basic Building Blocks and Usage
- Low-Power Simulation with CPF
- Low-Power Simulation with IEEE1801 UPF

- Foundations of Metric-Driven Verification
- Xcelium Integrated Coverage
- Metric-Driven Verification Using vManager™
- vManager Tool Usage in Batch Mode

- Xcelium™ Simulator

- Specman® Fundamentals for Block-Level Environment Developers
- Perspec™ System Verifier - Basic
- Incisive Functional Safety Simulator
- Specman Advanced Verification

New Course  Number of days for instructor-led course  Tiers of Cadence products used in course  Online Course Available  Digital Badge Available

© 2020 Cadence Design Systems, Inc.