



Learning Maps

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence® technologies and reference courses available worldwide. For course names, descriptions, and schedules, please select the Browse Catalog button at <https://www.cadence.com/training>.

Contents

- PCB Design and Analysis
- Custom IC, Analog, and RF Design
- Digital Design and Signoff
- System Design and Analysis
- IC Package Design and Analysis
- Mixed Signal Modeling and Verification
- Computational Fluid Dynamics
- Safety and Reliability Platform
- Tensilica® Processor IP
- Reality DC
- Onboarding

PCB Design and Analysis Learning Map




Beginner

Advanced



Beginner




Advanced




Logic Design



Allegro X Design Entry HDL Basics   




Allegro® X Design Entry HDL Front-to-Back Flow   


Allegro EDM Design Entry HDL Front-to-Back Flow  





Allegro X System Capture Basics   




Allegro X System Capture Front-to-Back Flow   




Allegro Design Reuse  

OrCAD® X Capture   

OrCAD CIS 




OrCAD X Capture Constraint Manager PCB Flow    

Analog Simulation with PSpice®   




Analog Simulation with PSpice® using System Capture   




Analog Simulation with PSpice® using Design Entry HDL   




PCB Design

OrCAD X Presto Basic Techniques   





Allegro X PCB Editor Basic Techniques   



Allegro X PCB Editor Intermediate Techniques   





Allegro X PCB Router Basics   

Allegro X PCB Editor Advanced Methodologies   


Allegro X High-Speed Constraint Management   

Allegro DesignTrue DFM    




Allegro X Update Training  




Advanced Design Verification with the RAVEL Programming Language    





SI/PI Analysis





Essential High-Speed PCB Design for Signal Integrity 




PCB Design at RF – Multi-Gigabit Transmission, EMI Control, and PCB Materials 




Sigrity Aurora   




Sigrity PowerDC™ and OptimizePI™   




DC and Thermal Analysis with Celsius PowerDC    

PDN and Voltage Ripple Analysis with Sigrity X OptimizePI and SystemPI    

SystemSI for Parallel Bus and Serial Link Analysis   





Model Generation and Analysis using PowerSI and Broadband SPICE   




Clarity 3D Solver   




Celsius Thermal Solver   




Library Development

DE-HDL Library Development using DE-HDL   

DE-HDL Library Development using Allegro X System Capture    

Allegro X EDM PCB Librarian   

Allegro Design Entry HDL SKILL® Programming Language   

Allegro X PCB Editor SKILL Programming Language   

IC Package Design and Analysis Learning Map

Beginner



Advanced

Beginner



Advanced

IC Package Design

Allegro® X Advanced Package Designer



Allegro Sigurity Package Assessment and Model Extraction



OrbitIO™ System Planner



Advanced Design Verification with the RAVEL Programming Language NEW



Designing with Integrity 3D-IC



SI/PI Analysis

Sigrity Aurora



Sigrity PowerDC™ and OptimizePI™



SystemSI for Parallel Bus and Serial Link Analysis



Model Generation and Analysis using PowerSI and Broadband SPICE



Clarity 3D Solver NEW



Celsius Thermal Solver




Beginner

Advanced

Beginner

Advanced



Beginner

Advanced

Beginner

Advanced

IC CAD

- SKILL® Language Programming Introduction 2
- SKILL Language Programming 5
- SKILL Development of Parameterized Cells 2
- Advanced SKILL Language Programming 3

Photonics

- Virtuoso Layout for Photonics Design - T1 1

Physical Design and Advanced Nodes

- Virtuoso® Layout Design Basics 1
- Virtuoso Connectivity-Driven Layout Transition L XL GXL EXL 2
- Virtuoso Abstract Generator EXL 2 **NEW**
- Virtuoso Floorplanner GXL 1
- Virtuoso® Advanced Nodes**
- Virtuoso Layout for Advanced Nodes 2
- T1: Place and Route 1
- T2: Electromigration 0.5
- Auto Place and Route (APR) for Virtuoso Studio – Device Level 2 **NEW**

Physical Verification and Extraction

- Cadence Analog IC Design Flow 3 **NEW**
- Pegasus Verification System 2 **NEW**
- Physical Verification System 2
- Physical Verification Language Rules-Writer 2 **NEW**
- Quantus™ Extraction Solution Transistor-Level Series
 - T1: Overview and Technology Setup 0.5
 - T2: Parasitic Extraction 1
 - T3: Extracted View Flows and Advanced Features 0.5

Virtuoso® Layout Pro Series

- T1: Env. and Basic Commands 1
- T2: Create and Edit Commands 1
- T3: Basic Commands XL 1
- T4: Advanced Commands XL 1
- T5: Interactive Routing XL 1
- T6: Constraint-Driven Flow and Power Routing XL GXL 1
- T7: Module Generator and Floorplanner XL GXL 1
- T8: Concurrent Layout Editing EXL 1
- T9: Virtuoso Design Planner EXL 2
- Virtuoso Studio Features 2 **NEW**

Accelerated Learning Path Course




Beginner




Beginner

RF Design and Simulations




Virtuoso Schematic Editor     




Virtuoso® ADE Explorer & Assembler Series




S1 ADE Explorer & Single Test Corner Analysis   

S2 ADE Assembler & Multi Test Corner Analysis   




Spectre® Simulator Fundamentals Series




S1 Spectre Basics   

S2 Large-Signal Analyses   


S3 Small-Signal Analyses   

Spectre® RF Series




RF Analysis Using Shooting Newton   

RF Analysis Using Harmonic Balance   

System Design




5G mmWave Handset System Design –
S1 Simulation and Verification of the RFIC (Transceiver)   




Electromagnetic Analysis





EMX Classic Simulator    

AWR Microwave Design





Microwave & RF Design (AWR®)

Microwave Office for RF Designers   

Planar EM Analysis in AWR Microwave Office   

3D EM Analysis with Clarity in Microwave Office    

Virtuoso RF Solution

Virtuoso Heterogeneous Integration: EM Analysis of ICs Using the EMX Solver    

Advanced

Advanced

Mixed-Signal Modeling, Simulation and Verification Learning Map














Beginner

Advanced

Beginner

Advanced

Circuit Modeling




- AMS/Real Number Modeling
 - Analog Modeling with Verilog-A   
 - Behavioral Modeling with Verilog AMS    
 - Real Modeling with Verilog-AMS   
 - Real Modeling with SystemVerilog   

Mixed-Signal Simulations (GUI and Command-Line)




Virtuoso Schematic Editor     




Virtuoso® ADE Explorer & Assembler Series




S1 ADE Explorer & Single Test Corner Analysis   

S2 ADE Assembler & Multi Test Corner Analysis   

Mixed-Signal Design and Simulation



Mixed-Signal Simulations using Spectre AMS Designer (GUI)   





Command-Line Based Mixed-Signal Simulations w/ Xcelium Use Model   

SimVision for Debugging Mixed-Signal Simulations   

Mixed-Signal Verification

SystemVerilog for Design and Verification   


SystemVerilog Real Number Modeling (SV-RNM) Based Advanced Verification  

Mixed-Signal Verification with UVM    

Digital Design and Signoff Learning Map

Beginner

Beginner



Advanced

Advanced

System Design and Verification Learning Map


Beginner

Beginner

Simulation, Coverage and Debug

Advanced

Advanced




System Design and Verification Learning Map

Beginner

Beginner

Design and Verification Languages



Advanced


Advanced

Safety and Reliability Platform Learning Map

Beginner

Beginner

MIDAS Safety Platform



Advanced

Advanced

Tensilica Processor IP Learning Map

Tensilica Xtensa LX

Tensilica® Xtensa® LX Processor Fundamentals 

ConnX DSP


Tensilica ConnX DSP Family  

Tensilica ConnX BBE32EP Baseband Engine 

Fusion, FloatingPoint & MathX DSP

Tensilica Fusion F1 DSP 


Tensilica Fusion G3 DSP 

Tensilica FloatingPoint DSP Family 

Tensilica MathX DSP Family  

HiFi Audio DSP

Tensilica Audio Codec API 

Tensilica Xtensa Audio Framework 


Tensilica HiFi 3 Audio Engine ISA 


Tensilica HiFi 4 DSP 


Tensilica HiFi 5 DSP 


Vision DSP

Tensilica Vision DSP Family  


Tensilica Xtensa LX Processor Interfaces 

Tensilica Xtensa LX Hardware Verification and EDA 

Tensilica Instruction Extension Language and Design 

Tensilica System Modeling using XTSC 

Tensilica Processor IP Learning Map



Computational Fluid Dynamics

Beginner

Beginner

CFD Academy

Fidelity

Fine


Turbomachinery

Meshing


Auto Aero

Marine


CFD Online Course


Fidelity Turbo: Introduction




Fidelity Automesh for Unstructured Meshing





Fidelity Flow




Fine Marine for Beginners



Fidelity Pointwise Meshing Foundations

Fine Marine for Advanced Users



Advanced

Advanced

Reality DC Learning Map

Beginner
↓
Advanced



Design

Insight




Introduction to Data Hall Modeling



External Environment Modeling

Transient Cooling Failure

Flow Network Modeling

Beginner
↓
Advanced

Onboarding Curricula

Beginner

Beginner

PCB Design

Custom IC, Analog, and RF Design

Digital Design and Signoff

System Design and Verification

PCB Layout Designer Onboarding



Analog Circuit Design and Simulation Onboarding



System Design and Verification, Digital Physical Design and Signoff Onboarding



Schematic Capture for EEs Onboarding



Virtuoso Layout Onboarding



SI/PI Engineer Onboarding



Mixed-Signal Simulation and Verification

EE/PCB Layout Designers Onboarding



Analog-Mixed Signal Design Modeling Onboarding



Advanced

Advanced

See also: https://www.cadence.com/en_US/home/training/bridging-the-learning-gap/onboarding-curricula.html



New Course



Number of days for instructor-led course



Online Course Available



Digital Badge Available

© 2023 Cadence Design Systems, Inc.



cādence[®]

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.