The Cadence® Incisive® SpeedBridge® Adapter for PCI Express 2.0 is an in-circuit emulation solution designed specifically for system-level testing and integration of PCI Express-based device ASICs. It verifies emulated PCI Express 2.0 designs with the actual ASIC software/hardware and does not require modification, increasing productivity and reducing system risk while maintaining backward compatibility with PCI Express 1.1 and 1.0a specifications. Engineers are assured of PCI Express device quality and get their products to market faster.

**Incisive SpeedBridge Adapter for PCI Express**

PCI Express is a high-bandwidth, low pin-count, serial interconnect technology that also maintains software compatibility with existing PCI infrastructure, and is uniquely positioned as the logical interconnect technology for products being developed today. As the computing platform of the future, PCI Express architecture provides industry-leading price and performance. To address the verification and integration needs for PCI Express devices, Cadence offers an off-the-shelf in-circuit emulation solution for PCI Express-based designs.

The Incisive SpeedBridge Adapter for PCI Express consists of an adapter card and encrypted emulator-resident RTL wrappers that together convert a standard PCI Express interface into an emulation-speed PCI Express 2.0 interface (see Figures 1.1 and 1.2). It interfaces with most existing PCI Express-capable hosts without requiring modification.

**Figure 1.1: Incisive SpeedBridge Adapter for PCI Express—system components for endpoint emulation**

**Figure 1.2: Incisive SpeedBridge Adapter for PCI Express—system components for root complex**
It performs rate adaptation so that 1) emulated endpoint designs can connect to a host platform (PC, server, backplane) without slowing down the host or system device to emulation speed, and 2) emulated root complex designs can connect to full-speed endpoint cards.

The Incisive SpeedBridge Adapter for PCI Express connects directly to a Cadence Incisive® Palladium® emulator through standard emulation cables. It is designed to be functionally transparent to both the PCI Express host and the emulated devices. With the high speed of in-circuit emulation, engineers can co-verify hardware and software together with software drivers without the real silicon. Cadence emulators provide the advanced hardware/software debug capabilities needed for ease of use, ease of debug, and high speed—without sacrificing quality.

**Benefits**

- Enables rapid emulation deployment
- Enables verification IP reuse
  - Works from one project to another
  - No need for every user to re-invent the solution
  - Improves productivity to get to the first test
  - Eliminates the need to set up a complex FPGA-based environment
- Ensures quality
  - Tested and verified by Cadence and many other user designs
  - Verifies designs quickly and efficiently
  - Provides a single-card solution
- Reduces system risk
  - Checks PCI Express protocol and integrity errors (CRC)
  - Verifies the PCI Express design in a real environment
  - Boots OS system
  - Runs real system software/drivers
  - Increases confidence in PCI Express device quality
  - Reduces time to market

**Features**

- Compliant with PCI Express base 2.0 specification
- Emulation of root complex, endpoint, switch, and bridge devices
- Support for spread spectrum clock (SSC) PCI Express host platforms
- Support for link speed negotiation of 2.5 Gbps and 5.0 Gbps with the emulated PCI Express 2.0-capable designs
- Multiple lanes
  - Support for 1x, 4x, 8x, 16x lanes
- Emulation speeds
  - Connects an emulated PCI Express device to a full-speed PCI Express device and works with emulation speed up to 1.5MHz*
- Backward compatible with PCI Express 1.1 and 1.0a-based designs
- Fully transparent to software driver or system software
- Real PCI Express driver environment
  - Installs in the PCI Express host platform
- Early debug with first silicon and first software
  - Concurrent software development and hardware/software co-verification
- Debug capabilities
  - Fully static implementation supports key emulation debug features
  - Support for Logic Analyzer debug capabilities
- For detailed information, email incisive_info@cadence.com

**Specifications**

- Memory, I/O, configuration, and message transaction support
- Requests and completions support
- Credit base flow control
- Full PHY-level link initialization
- PCI Express PHY-level 10-bit, 20-bit interface as well as standard PIPE in either 8-bit or 16-bit mode support
- One virtual channel (VC) and one traffic class (TC) support
- Payload of 128-byte to 4096-byte support
- Legacy and non-Legacy device support
- Lane reversal and polarity inversion support
- Extended configuration space support
- Transaction ordering driven by host platform support
- Multiple read completion support

**Requirements**

- A PC or workstation with one or more PCI Express slots: one slot for each adapter used for emulation of a PCI Express endpoint
- A PCI Express backplane for emulation of a PCI Express root complex
- One adapter for each emulated PCI Express interface to be connected to the host system
- Incisive Palladium system
- PCI Express cable adapter board
- One 200-pin PCI Express adapter cable
- One motherboard reset cable
- Emulator-resident RTL wrappers
- Device driver and/or application software required by the emulated ASIC
Cadence Services and Support

- Cadence application engineers can answer your technical questions by telephone, email, or Internet—they can also provide technical assistance and custom training.
- Cadence certified instructors teach more than 70 courses and bring their real-world experience into the classroom.
- More than 25 Internet Learning Series (iLS) online courses allow you the flexibility of training at your own computer via the Internet.
- Cadence Online Support gives you 24x7 online access to a knowledgebase of the latest solutions, technical documentation, software downloads, and more.