Protium X1 Enterprise Prototyping Platform
Early software development and high-performance system validation

Your designs are getting bigger and your embedded software is growing exponentially. Yet, your development schedules are shrinking, and you must complete your projects earlier. Consequently, new tools are needed to address these ever-growing challenges.

The Cadence® Protium™ X1 Enterprise Prototyping Platform is a first-of-its-kind enterprise prototyping platform. Architected from the ground up to provide extreme scalability and flexibility in a datacenter-optimized form factor, it is addressing your requirements of today, and growing with you, as your designs and demands are growing tomorrow.

The Protium X1 platform combines a modern, blade-based hardware with the industry-leading implementation and debug software suite that ensures that your FPGA-based prototype comes up quickly, reliably, and has everything you need to start firmware and software development early. The Protium X1 platform is the platform of choice for early firmware/software development, high-performance hardware regression, and full-system validation.

The Protium X1 platform is part of the Cadence Verification Suite, which consists of best-in-class core engines, verification fabric technologies, and solutions that increase design quality and throughput, thus fulfilling verification requirements for a wide variety of applications and vertical segments.

**Scalable Capacity**

The Cadence Protium X1 platform features an advanced blade/rack architecture, scaling to billions of gates, allowing you to prototype even the biggest AI, machine learning (ML), 5G, mobile, and graphics designs. Each blade can be used standalone or connected to the up to eight other blades in a rack. Multiple racks are connected to realize even larger configurations.

At the same time, flexible, single-FPGA granularity, multi-user capabilities ensure high utilization and efficiency, making it an ideal solution for IoT, automotive, storage, and consumer applications—and, of course, any IP and subsystem configuration. Each blade can accommodate up to six individual users, concurrently running either the same design or completely different designs.

**Scalable Performance**

Sometimes all you care about is getting the job done as quickly as possible; our AutoFlow, push-button compile, partition, and FPGA place and route (P&R) has you covered. AutoFlow enables you to get to a working FPGA-based prototype in days or week, as compared to multiple months with other FPGA solutions.
Sophisticated performance optimization options allow you to quickly improve the prototyping speed—the more effort one puts in, the more performance one gets!

Sometimes you want the highest possible performance—we have you covered on that, too, with black-box flow in multi-FPGA configurations and our single-FPGA CustomFlow. Both require more manual interaction and design knowledge to achieve best possible performance.

**Scalable Debug**

While bringing up the design on the Protium X1 platform for the first time, you need comprehensive debug capabilities to do the job efficiently. Advanced debug features include prototyping full visibility, force and release for internal notes, real-time signal monitoring, and design-memory upload/download.

When deployed for firmware/software validation, features like JTAG and UART integration with software debuggers, clock control (start/stop), memory backdoor access, and assertion checkers are being used. And when used for high-performance hardware regression and full-system validation, the optional data capture card (DCC) allows you to capture thousands of signals for millions of (user) clock cycles and full prototyping speed.

**Flexible Use Modes**

**Early software development**

Successfully completing today’s and tomorrow’s challenging SoC designs, with their ever-increasing software contents, on time and on budget, requires starting the firmware and embedded software development process as early as possible. FPGA-based prototyping has long been a key technology to achieve that goal. However, bring-up of such FPGA-based prototyping systems has been painful and time consuming.

The Protium X1 platform addresses these challenges by providing a comprehensive and productive solution to reduce the prototype bring-up from months to weeks, or even days. Key to this is our powerful FPGA compile and implementation software, which solves the usual FPGA issues, such as clocking, memories, partitioning, and FPGA timing closure, all while preserving the integrity of the original design RTL.
Full-system validation
With their high speed and external system connections, FPGA-based prototyping systems are a productive solution to allow design teams to validate their IP and SoC designs within the actual system environment. Scalable capacity, high performance, and the availability of a rich Cadence SpeedBridge® adapter portfolio, makes the Protium X1 platform a highly productive system validation solution.

Throughput regressions
As part of their efforts to achieve a “shift left” for software development, hardware verification, and hardware/software integration, users are adopting a continuum of development engines from virtual prototyping through RTL simulation, acceleration, and emulation to FPGA-based prototyping. The different engines are used both individually and in combinations. Critically important in this use mode is congruency with emulation systems, like the Cadence Palladium® Z1 Enterprise Emulation Platform, including a common compile flow, identical language coverage, and the ability to re-use the Palladium verification environment. The Protium X1 platform is an ideal solution for the project phases in which most hardware defects in the design already have been removed and users must optimize the throughput of regressions at optimized speed and cost points, requiring less interactive hardware debug.

Benefits
Fastest prototype bring-up
- Automatic multi-FPGA partitioning
- Automatic memory compilation and modeling, including support for multi-port memories
- Support for unlimited number of design clocks

Advanced debug
- Waveform capture and storage for off-line debug and analysis
- Signal force and release for interactive debug and design configuration
- Memory upload/download to quickly update design boot image and memory content
- Full clock control including start/stop and run n cycles, enabling advanced verification use modes and automation
- Prototyping full visibility to capture any signal without recompile
- DCC to capture thousands of signals for millions of clock cycles, at full prototyping speed
-Assertions checkers for efficient software debug

Customization through accessories
- Boards are equipped with the most common, standard interfaces
- Expansion connectors for custom and off-the-shelf daughtercards
- Compatible with SpeedBridge adapters
- Support for end-to-end encryption (e.g., to protect third-party IP)

Features
Design input
- Synthesizable RTL (Verilog, VHDL, System Verilog)
- Synthesizable gate-level netlist
- Full support and compatibility with the Palladium series language set (synthesizable constructs only)

Scripting and setup
- Fully scriptable control and runtime
- Runtime graphical user interface (GUI)
- Compatibility with Palladium clock definition files
- Automatic ASIC-to-FPGA memory compilation

Multi-FPGA partitioning
- Fully automatic, multi-FPGA partitioning with FPGA interconnect optimization and FPGA utilization balancing
- Black-box support for high-speed design modules and interfaces
- Automatic clock tree transformation (gated clocks, multiplexed clocks, latches, etc.)
- Automatic pin-multiplexing insertion

Tightly integrated FPGA P&R
- Automatic P&R constraint generation
- Automatic P&R setup
- Support for parallel place and route
- Fully integrated Xilinx Vivado HLx software

Requirements
For compile
- Linux operating system (refer to Platform Matrix for Cadence Applications)
- Minimum of 128GB of RAM
- Minimum of 500GB of free disk space

For control and configuration
- Linux workstation (32-bit or 64-bit; Red Hat or SUSE)
- 64GB of RAM
- 45GB of disk space
- 1 Ethernet port
- 1 USB 2/3 port
- Multiple Protium X1 systems can be controlled from one workstation

Cadence Services and Support
- Cadence application engineers can answer your technical questions by telephone, email, or Internet—they can also provide technical assistance and custom training.
- Cadence-certified instructors teach more than 70 courses and bring their real-world experience into the classroom.
- More than 25 Internet Learning Series (iLS) online courses allow you the flexibility of training at your own computer via the internet.
- Cadence Online Support gives you 24x7 online access to a knowledgebase of the latest solutions, technical documentation, software downloads, and more.
- For more information, please visit www.cadence.com/support for support and www.cadence.com/training for training.
## Protium X1 Enterprise Prototyping Platform — Blade Configurations

<table>
<thead>
<tr>
<th>Description</th>
<th>39RX816V3</th>
<th>39RX816V4</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of FPGAs</td>
<td>6X Virtex UltraScale VU440-2</td>
<td></td>
</tr>
<tr>
<td>Capacity per blade</td>
<td>Up to 150M ASIC gates</td>
<td></td>
</tr>
<tr>
<td>Front panel interfaces</td>
<td>10X QSFP+ 2X 4-lane PCIe® Gen3 (1x IPASS, 1x mi+C10niSAS-HD)</td>
<td>4X QSFP+ 2X 4-lane PCIe Gen3 (1x IPASS 1x mini SAS-HD)</td>
</tr>
<tr>
<td></td>
<td>2X SpeedBridge Adapter Cards</td>
<td>4X SpeedBridge Adapter Cards</td>
</tr>
<tr>
<td>Back panel interfaces</td>
<td>4X QSFP+ 2X 4-lane PCIe Gen3 (1x IPASS 1x mini SAS-HD)</td>
<td>4X QSFP+ 2X 4-lane PCIe Gen3 (1x IPASS 1x mini SAS-HD)</td>
</tr>
<tr>
<td></td>
<td>USB host, FPGA JTAG</td>
<td>USB host, FPGA JTAG</td>
</tr>
<tr>
<td></td>
<td>1X clock-in, 8X clock-outs, 1X est-clock-in</td>
<td>2X clock-in, 32X clock-outs, 1X est-clock-in</td>
</tr>
<tr>
<td>On-board interfaces</td>
<td>12X suggested locations for daughtercards (2X per FPGA)</td>
<td></td>
</tr>
<tr>
<td>I/O connectors (PTMBC)</td>
<td>144 connectors (24X connectors per FPGA)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Each connector can be configured as 24LVDS + 4 single ended or 52 single-ended signals</td>
<td></td>
</tr>
<tr>
<td>Total user I/Os</td>
<td>3456 LVDS pairs or 7488 single-ended</td>
<td></td>
</tr>
<tr>
<td>GTH connectors (PTMTC)</td>
<td>6X dedicated GTH connectors (one FPGA per connector)</td>
<td>3X shared GTH connectors (two FPGAs per connector)</td>
</tr>
<tr>
<td></td>
<td>3X shared GTH connectors (two FPGAs per connector)</td>
<td>16X SerDes (16.3Gbps) per GTH connector</td>
</tr>
<tr>
<td>Clock generators</td>
<td>5 programmable synthesizers (2KHz – 945 MHz)</td>
<td></td>
</tr>
<tr>
<td>Blade configuration</td>
<td>Ethernet</td>
<td></td>
</tr>
<tr>
<td>Power requirements</td>
<td>110-240VAC, 50-60Hz, 1000W</td>
<td></td>
</tr>
<tr>
<td>Dimensions</td>
<td>444mm x 131mm x 844mm (W x H x D) 19: standard rack mountable 3U height</td>
<td>444mm x 131mm x 844mm (W x H x D) 19: standard rack mountable 4U height</td>
</tr>
<tr>
<td>Weight</td>
<td>32.2Kg</td>
<td>37.2Kg</td>
</tr>
</tbody>
</table>