



CONFERENCE AGENDA

Tuesday, April 2

Time	Front-End Design Room 203	Digital Implementation / Advanced Node Room 209	Signoff Room 201	Custom / Advanced Node Room 210	Mixed-Signal Design Room 204	SI/PI and IC Packaging Room 205	IP and Automotive Room 211	SoC / System Verification Room 207	IP / Block Verification Room 206	PCB Design Room 212
8:30 AM 9:30 AM	REGISTRATION AND BREAKFAST									
9:30 AM 10:10 AM	FED104 Achieving Optimum Patch Size with Cut Point Flow in Conformal ECO <i>Cadence</i>	DIG207 Achieving 7nm Complex Block Closure with the Size of 15Mn Instance - A Deep Dive Using Innovus Implementation System <i>einfochips</i>	SIG101 Using Tempus Scope for Faster Tapeouts <i>Avera Semi</i>	CUS101 Introducing the Virtuoso RF Solution for RF System Design <i>Cadence</i>	MIX101 Multi-Dimensional High-Order Yield Analysis for Low-Power SRAM <i>Xenergic AB</i>	PAC101 Enabling Pin Field Crosstalk Scan for High-Speed Designs <i>Xpedic</i>	IPA101 Automotive – The Changing Landscape <i>Cadence</i>	SOC101 / VER101 Optimizing Verification Throughput for Advanced Designs in a Connected World <i>Cadence</i>	PCB101 Accelerate PCB Design Layout Using AI and Machine Learning <i>Intel</i>	
10:10 AM 10:30 AM	MORNING BREAK									
10:30 AM 12:00 PM	KEYNOTES									
12:00 PM 1:30 PM	LUNCH AND DESIGNER EXPO - MISSION CITY BALLROOM									
1:30 PM 2:10 PM	FED102 Efficient Conformal Smart LEC Flow for Complex and Big Design at Renesas <i>Renesas</i>	DIG102 Migrating High-Performance Digital Designs to 7nm/5nm <i>TSMC / Cadence</i>	SIG102 Accelerating Design Enablement with Advanced Characterization Flows <i>MaxLinear</i>	CUS102 Automated Structured Tree Routing for Device/Cell Level Using Virtuoso Space-Based Router <i>Cadence</i>	MIX102 Verifying Low Power in Mixed-Signal Designs Using Formal Method <i>Cadence</i>	PAC102 3D Full Wave EM Modeling of IC Packages: A New Approach <i>Socionext America</i>	IPA102 Rianta Solutions Ethernet Mac and MACSEC IP and VIP <i>Rianta Solutions</i>	SOC102 Pre- and Post-Silicon Debug and Power Optimization in a 7nm World <i>UltraSoC</i>	VER102 Automated Configuration of Verification Environments Using Specman Macros <i>Veriest Solutions</i>	PCB102 Improving Design Quality by Leveraging Factory Digitization <i>Aegis Software</i>
2:15 PM 2:55 PM	FED103 Hierarchical Scan Architecture for Efficient Test Pattern Deployment <i>Barefoot Networks</i>	DIG103 Power-Driven Optimization on Arm's Next Advanced Processor Using the Latest Cadence 7nm Digital Flow <i>Arm</i>	SIG103 Signing Off Largest Networking SoC Designs with Latest Voltus Technologies on Advanced FinFET Nodes <i>Juniper</i>	CUS103 Sensitive Nets Constraints-Driven Layout <i>Analog Devices</i>	MIX103 Reusing Your Analog IPs Successfully for Tapeout <i>ClioSoft</i>	PAC103 Modeling and Simulation Challenges for 16Gbps GDDR6 Interfaces <i>Cadence</i>	IPA103 Design Methods for Robust Aging Assessment and Validation of IoT High-Reliability Applications <i>Texas Instruments, Cadence, and TSMC</i>	SOC103 Perspec System Verifier + ISequenceSpec = Spec to Validation Portability <i>Agnisys, Inc</i>	VER103 Nim and DPI-C and SystemVerilog <i>Analog Devices Inc</i>	PCB103 Accelerating Design Reuse Methodology for OrCAD Capture-Allegro Flow <i>Arista Networks</i>
3:00 PM 3:20 PM	AFTERNOON BREAK									
3:25 PM 4:05 PM	FED101 Power-Aware Synthesis Using Genus Low-Power Solution <i>Qualcomm</i>	DIG104 Concurrent Placement of Macros and Std Cells with the Mixed Placer - Have They Finally Done It? <i>Broadcom</i>	SIG104 Using Pegasus Verification System for 16nm Tapeout: A Customer Experience <i>Texas Instruments</i>	CUS104 RF Circuitry CDM Protection Design, Simulation, and Verification <i>Qorvo/Magwel</i>	MIX104 SKILL Language-Based Cell/Chip-Level ESD Simulation Tool for DTCO and Model-to-Hardware Correlation <i>GLOBALFOUNDRIES</i>	PAC104 SI and PI Analysis of MCM Module with LPDDR Application <i>GLOBALFOUNDRIES</i>	IPA104 QoR Analysis Using Aging-Enabled Liberty Variation Format (LVF) Design Flow for Automotive and IoT High-Reliability Applications <i>GLOBALFOUNDRIES</i>	SOC104 Reducing IC Verification Time by Reusing Stimulus <i>Cypress Semiconductor</i>	VER104 Formal Verification Applied to an Atypical DV Project <i>Broadcom</i>	PCB104 PCB Design Rules Standardization to Enable Design Reuse and Shorten Design Cycle <i>Motorola</i>
4:10 PM 4:50 PM	FED105 I/O Timing Characterization Using a Structural DFT Methodology <i>Texas Instruments</i>	DIG105 Innovus 19.1 – Machine Learning Innovation Drives Design Flow <i>Cadence</i>	SIG105 Design for Manufacturability (DFM) for the Custom/Analog Design Flow <i>GLOBALFOUNDRIES</i>	CUS105 Approaches for Simulating Electronic-Photonic Systems with Spectre AMS Designer <i>Lumerical</i>	MIX105 The Path Towards Battery-Free and Forever Battery Life for Internet of Things <i>Atmosic</i>	PAC105 Platform PI Design Automation and Optimization upon IFPI-OPI with SPIM and UPIT <i>Intel</i>	IPA105 Automotive IP Functional Safety: A Verification Challenge <i>Cadence</i>	SOC105 Virtual Ethernet Design Verification with IxVerify and Palladium Platform <i>Keysight Technologies</i>	VER105 A Novel Approach to Verifying a PCIe Receiver Framer <i>Oski Technology, Inc.</i>	PCB105 SerDes DiffPair P/N and Lane Swapping in OrCAD Capture to Allegro PCB Layout Flow <i>Arista Networks</i>
5:00 PM 6:30 PM	EVENING RECEPTION AND DESIGNER EXPO - MISSION CITY BALLROOM									



CONFERENCE AGENDA

Wednesday, April 3

Time	Front-End Design Room 203	Digital Implementation / Advanced Node Room 209	Signoff Room 201	Custom / Advanced Node Room 210	Mixed-Signal Design Room 204	SI/PI and IC Packaging Room 205	IP and Automotive Room 211	SoC / SystemVerification Room 207	Cloud-Based Design Room 212	Academic Room 206
8:30 AM 9:30 AM	REGISTRATION AND BREAKFAST									
9:30 AM 10:10 AM	FED201 Reduce ECO Turnaround Time by 10X with Conformal ECO Hier-FEF Flow <i>Quantenna</i>	DIG201 Time to Closure for Physical Design in 16nm <i>Texas Instruments</i>	SIG201 End-to-End 16nm Signoff Flow with Pegasus DRC, Pegasus LVS, and Quantus Extraction <i>AEONSEMI</i>	CUS201 Meeting Quality and Reliability Requirements for Advanced-Node and Mission-Critical Applications <i>Cadence</i>	MIX201 Spectre AMS Designer Flex Adoption Reduces the SoC Verification Time <i>Cadence</i>	PAC201 Power Supply Design Made Simple Using WEBENCH Power Designer, OrCAD, and Allegro PCB Designer <i>Texas Instruments</i>	IPA201 A 600mV ULP Tensilica Fusion F1 DSP with Low-Voltage SRAMs <i>Xenergic AB</i>	SOC201 Validation of Tensilica DNA 100 IP's AI Hardware Accelerator by Running Popular NNs on Hardware Emulation Platform <i>Cadence</i>	CLO201 A Secure Cloud Environment for Government and Commercial Use <i>Air Force Research Labs (AFRL)</i>	ACA201 Speech Recognition with Scalp Brain Signals <i>University of Texas</i>
10:15 AM 10:55 AM	FED202 Coverage Closure for HLS-Based Design IP <i>Qualcomm</i>	DIG202 Pushing the Limit: Improvement of Design Routability in the EUV Technology <i>Samsung Electronics</i>	SIG202 Liberate AMS Mixed-Signal Interface Characterization for SerDes Design <i>Huawei</i>	CUS202 Using Generic Custom Device Arrays in the Analog Layout Flow for Advanced Nodes <i>Intel</i>	MIX202 Verify Fault Detection and Response Table in Mixed-Signal Verification <i>Texas Instruments</i>	PAC202 Link Channel Mode Conversion and its Impact on 112Gbps PAM4 Systems <i>Xilinx</i>	IPA202 Samsung Enables Your Next Data Center SoC with Differentiated IP <i>Samsung</i>	SOC202 System-Level Emulation Performance for Storage Controllers <i>Toshiba</i>	CLO202 Cloud-Based Innovation for Semiconductor Design <i>Amazon Web Services</i>	ACA202 Transaction-Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors <i>Texas A&M</i>
10:55 AM 11:15 AM	MORNING BREAK									
11:15 AM 11:55 AM	FED203 HLS-Based Design Space Exploration for Low-Power Designs <i>Intel</i>	DIG203 Low-Resistance Routing Methodology in Advanced Technology Nodes Using Innovus PG Router <i>Qualcomm</i>	SIG203 High-Accuracy Capacitance Extraction Using Quantus Field Solver in MP+Convergence Modes <i>Texas Instruments</i>	CUS203 Efficient Automotive Verification with Legato Reliability <i>Texas Instruments</i>	MIX203 Tame Your Analog Mixed-Signal Challenges Through Next-Generation Tools from MathWorks and Cadence <i>MathWorks</i>	PAC203 Modeling and Simulating 112Gbps SerDes <i>Cadence</i>	IPA203 Implications of ISO 26262 Edition 2 on Automotive SoC Designs <i>SGS-TÜV and Cadence</i>	SOC203 Leverage System-Level Emulation for Practical Power Verification and Analysis – Lessons Learned <i>Cadence</i>	CLO203 STA Signoff of 500M+ 7nm ASIC in the Cloud with Tempus Timing Signoff Solution <i>Barefoot Networks</i>	ACA203 Enabling Machine Learning Through Ultra-Low-Power VLSI Mixed-Signal Array Processing <i>University of Notre Dame</i>
12:00 PM 1:30 PM	LUNCH AND DESIGNER EXPO - MISSION CITY BALLROOM									
1:30 PM 2:10 PM	FED204 Genus Early Prediction Flow for Improved SoC Design-Cycle TAT <i>Qualcomm</i>	DIG204 Mixed Placer: an Unconventional Paradigm for Hard Macro-Intensive Designs <i>STMicroelectronics</i>	SIG204 Predictable Signoff DRC Runtime with Pegasus Verification System at Advanced Nodes (16nm to 5nm) <i>Cadence</i>	CUS204 Samsung AMS Reference Design Flow for FinFET and FDSOI Processes <i>Samsung</i>	MIX204 Pole/Zero-Based Modeling of Analog Filters in SystemVerilog for Subsystem and SoC Verification <i>MixSignal Design LLC</i>	PAC204 Advanced Package Design Sign-Off Reference Flow <i>Samsung</i>	IPA204 EMIR (Voltus/Voltus-Fi) Enhancements for GLOBALFOUNDRIES Automotive and RF Qualification <i>GLOBALFOUNDRIES</i>	SOC204 Maximizing Timing Performance with the Protium S1 Platform <i>Plunify Pte Ltd</i>	CLO204 Microsoft Azure for Silicon Design <i>Microsoft</i>	ACA204 OpenRAM: Enabling Academic Memory Research <i>UC Santa Cruz</i>
2:15 PM 2:55 PM	FED205 Genus Synthesis 19.1 - New Architectural Compiler Technology Delivers the Best PPA for Advanced IP <i>Cadence</i>	DIG205 Designing a 7nm Multi-Core Arm Neoverse-N1 System on Chip Using Cadence Implementation Flow and IP <i>Arm</i>	SIG205 Evaluation of Parametric Timing Yield Using STA <i>Qualcomm</i>	CUS205 New High-Voltage Simulation Capability in Spectre APS <i>Texas Instruments</i>	MIX205 Improving TAT in Mixed-Signal Design Implementation <i>Cadence</i>	PAC205 Electro-Thermal Co-Simulation in Today's Electronics Industry <i>Future Facilities</i>	IPA205 Power-Efficient AI Processors for Perception and Decision-Making in Autonomous Vehicles <i>Cadence</i>	SOC205 Towards Secure and Safe Software Development Using Green Hills and Cadence Technology <i>Green Hills Technology</i>	CLO205 The Cadence Cloud Portfolio <i>Cadence</i>	ACA205 Next-Generation Chip and System Solutions <i>University of Los Angeles</i>
3:00 PM 3:20 PM	AFTERNOON BREAK									
3:25 PM 4:05 PM	FED206 Correlation of Calculated Power Between Vectorless and Vector-Based Joules Runs (VCD and Emulation) <i>Barefoot Networks</i>	DIG206 High-Performance Bus <i>Broadcom</i>	SIG206 Virtuoso and Innovus Pattern-Based Layout Optimization to Increase Layout Quality <i>Cadence</i>	CUS206 Polymorphic PDK to Support IP Protection <i>SkyWorks</i>	MIX206 Liberate AMS Mixed-Signal Interface Characterization for SerDes Design <i>Huawei</i>	PAC206 Fast and Accurate System Model of DDR4 and Addressing the Challenges of Transition to DDR5 <i>Mobiveil</i>	SOC206 Optimizing Hardware/Software Development for Arm-Based Embedded Designs <i>Arm</i>	CLO206 Accelerating Design and Development of Ampere's High-Performance Processors with Palladium Cloud <i>Ampere</i>		
4:10 PM 4:50 PM	FED207 Managing Multiple Big Projects with a Small Team Using a Cadence Digital Flow <i>Jarjet Technologies</i>	DIG101 Mixed-Signal Design Implementation Using Innovus Implementation System <i>Cadence</i>	SIG207 QoR Analysis Using Aging-Enabled Liberty Variation Format (LVF) Design Flow for Automotive and IoT High-Reliability Applications <i>GLOBALFOUNDRIES</i>	CUS207 Review and Customization of Virtuoso Parameterized Layout Generation <i>MicroChip</i>	MIX207 Machine Learning for Layout Group Prediction <i>Cadence</i>	PAC207 Challenges and Solutions to Designing Silicon Interposer in SIP Layout <i>BroadPak</i>	SOC207 Creating a Seamless Cloud-Bursting Environment for Verification <i>Methodics</i>	CLO207 Moving EDA to the Google Cloud Platform <i>Google</i>	ACA207 Co-Design of Deep Neural Nets and Neural Net Accelerators <i>University of California</i>	
5:00 PM 6:30 PM	CLOSING RECEPTION AND BEST PRESENTATION AWARDS - BALLROOM G									