

### Conference Agenda - Tuesday, April 10

View the latest agenda in the mobile app

8:30am - 9:30am Registration and Breakfast								
	Front-End Design	Digital Implementation / Advanced Node	Signoff	Custom / Advanced Node	IP / Block Verification	SoC / System Verification	SI/PI and IC Packaging	PCB Design and Simulation
	Room 203	Room 204	Room 209	Room 210	Room 206	Room 207	Room 208	Room 211
9:30am - 10:10am	<b>FED101</b> Think You're Smart? Try Conformal Smart LEC <i>Broadcom</i>	<b>ADV 101</b> Case Study: Rapid Implementation of a 7nm Digital IP Test Chip <i>Arm</i>	<b>SIG101</b> Silicon-Correlated Voltus Power Signoff of Embedded FPGA IPs on Advanced FinFET Nodes <i>Flex Logix</i>	<b>CUS101</b> Automated Generation of PDK Library Documentation <i>GLOBALFOUNDRIES</i>	<b>IPB 101 / VER101</b> Cadence Verification Suite: Faster, Smarter Verification <i>Cadence</i>	<b>PAC101</b> Application-Driven Heterogeneous Integration <i>BroadPak</i>	<b>PCB101</b> P Spice Systems Option Implementation of Memristor-CMOS Analog Co-Processor <i>Spero Devices</i>	
10:10am - 10:30am	Break							
10:30am - 12:00pm	Keynotes							
12:00pm - 1:30pm	Lunch and Designer Expo							
1:30pm - 2:10pm	<b>FED102</b> Design Implementation of Technology IP Using High-Level Synthesis <i>Qualcomm</i>	<b>ADV102</b> High-Performance Digital Design at 7nm <i>TSMC and Cadence</i>	<b>SIG102</b> Taping Out Ultra-Low Power EDGE Computing FPGA on Samsung 28nm FDSOI with Cadence Signoff Tools <i>Lattice</i>	<b>CUS102</b> Getting Up to Speed on the Latest Virtuoso ADE and Spectre Simulation Tools <i>Cadence</i>	<b>IPB102</b> The Regression Watchdog: Using vManager Data Mining to Create Real-Time and Offline Reports and Tracking Charts <i>Western Digital</i>	<b>VER102</b> Pre-Silicon SW/FW Testing with Protium S1 Platform: A Case Study <i>Microsemi</i>	<b>PAC102</b> Simulate System (Chip-Package-PCB) Power Distribution Network (PDN) Using Sigtry OptimizePI Tool <i>Seagate</i>	<b>PCB102</b> P Spice and MATLAB Co-Simulation Enables Maximizing DDR Power and Ground Impedance and Minimizing Power Supply Noise <i>GLOBALFOUNDRIES</i>
2:15pm - 2:55pm	<b>FED103</b> Improving Runtime and PPA via Combinational Logic Pre-Optimization in a CPU Instruction Decoder <i>D.E. Shaw</i>	<b>ADV103</b> Maximizing PPA on Arm's Next-Gen High- Performance CPU Using the Latest Cadence 7nm Tools and Flow <i>Arm</i>	<b>SIG103</b> Pegasus Physical Verification Signoff at 16nm <i>Texas Instruments</i>	<b>CUS103</b> New Ways to Use Your Custom Design Tools in 2018 <i>Cadence</i>	<b>IPB103</b> Top-Level SoC Mixed-Signal Verification with SystemVerilog ENet Modeling <i>Texas Instruments</i>	<b>VER103</b> Towards Systems of Systems Verification – Connecting Design and Test <i>National Instruments/Cadence</i>	<b>PAC103</b> Enabling System Electrical-Thermal Design <i>Future Facilities</i>	<b>PCB103</b> Leveraging Virtuoso/MATLAB and PSpice/Simulink Integration for AMS Product Development Roundtrip <i>MathWorks</i>
3:00pm - 3:20pm	Break							
3:25pm - 4:05pm	<b>FED104</b> Enabling Effective Test of Safety-Critical Memory- Interface Logic for Automotive Applications <i>Texas Instruments</i>	<b>ADV104</b> Implementation of Innovus Common-UI Flow: a First-Time Cadence User Experience <i>Broadcom</i>	<b>SIG104</b> Voltus Solution – The Enabling Power Integrity Solution for Automotive SoCs and MCUs at Advanced Technology Nodes <i>Renesas</i>	<b>CUS104</b> Virtuoso Layout Suite EAD: Beyond Aware... <i>Bosch</i>	<b>IPB104</b> Accelerating SoC Verification Closure with Pervac Portable Stimulus, Xcelium, Palladium, and Protium Platforms <i>Cadence</i>	<b>VER104</b> Bringup and Debug Challenges of a 16 x Arm Core System, Running Embedded Firmware in a UVM TB <i>Microsemi</i>	<b>PAC104</b> Temperature- and Geometry-Dependent Analysis of High-Speed PCB Traces <i>Cisco</i>	<b>PCB104</b> SerDes DfRPair Pin and Lane Swapping in OrCAD Capture to Allegro PCB Layout Flow <i>Airisa Networks</i>
4:10pm - 4:50pm	<b>FED105</b> Case Study: Automated Generation of Function ECO Using Conformal ECO Technology <i>Quantenna</i>	<b>ADV105</b> Innovus 18.1 Release: Innovation Continues <i>Cadence</i>	<b>SIG105</b> Convergent Innovus/PVS Hierarchical Metal Fill Flow for 16nm <i>Microsemi</i>	<b>CUS105</b> Co-Simulation of Integrated Electronic and Photonic Circuits <i>Lumentical</i>	<b>IPB207</b> High-Performance Arm Processors for Cloud and HPC Server Applications <i>Cavium</i>	<b>VER105</b> Pioneering High-Performance and High-Fidelity Ethernet Switch Verification for the Networking Market <i>Cadence</i>	<b>PAC105</b> Brand-New Electrical and Thermal Co-Simulation Analysis <i>Foxconn</i>	<b>PCB105</b> Reduce Layout Errors and Design Iterations with WEBENCH Power Designer and OrCAD/Allegro Environment <i>Texas Instruments</i>
5:00pm - 6:30pm	Reception and Designer Expo							

### Conference Agenda - Wednesday, April 11

View the latest agenda in the mobile app

Registration and Breakfast												
	Front-End Design	Digital Implementation / Advanced Node	Signoff	Custom / Advanced Node	IP / Block Verification	SoC / System Verification	SI/PI and IC Packaging	PCB Design	Mixed-Signal Design and Verification	Tensilica Processors and Design IP	Academic	
	Room 203	Room 204	Room 209	Room 210	Room 206	Room 207	Room 208	Room 211	Room 212	Room 202	Room 201	
8:30am - 9:30am												
9:30am - 10:10am	<b>FED201</b> Diagnosing a Systematic DFM Issue in a 40nm SoC Device <i>Microsemi</i>	<b>ADV201</b> Overcoming 7nm PG Challenges <i>Barefoot Networks</i>	<b>SIG201</b> Quantus FS and Advanced Technology PDKs <i>GLOBALFOUNDRIES</i>	<b>CUS201</b> Accurate Analog IP Characterization Using Liberate Tools <i>Microchip</i>	<b>IPB201</b> Architectural Formal Verification of Cache Coherent Protocols <i>Asteris IP</i>	<b>VER201</b> Delivering on the Promises of Portable Stimulus <i>TVS</i>	<b>PAC201</b> HSSO: Optimize Serial Link Structures and Automatically Implement Them in Layout <i>Cadence</i>	<b>DES201</b> Jira Integration into Cadence Design Tools <i>Mentor</i>	<b>MIX201</b> Mixed-Signal Interoperability for 7nm <i>Cadence</i>	<b>DIP201</b> Architecting the Most Advanced Automotive SoCs: Maximizing Safety and Performance <i>NetSpeed</i>	<b>ACA201</b> Application of Machine Learning to EDA Problems <i>Georgia Institute of Technology</i>	
10:15am - 10:55am	<b>FED202</b> Improving Turnaround Time and Automating Verification Flow Development with Conformal Smart LEC <i>Texas Instruments</i>	<b>ADV202</b> Implementing an IoT Testchip and Software IP for the Arm Platform Security Architecture Using the Cadence Digital Flow <i>Arm</i>	<b>SIG202</b> Samsung Foundry DFM Flow with Cadence and Next-Generation DFM Solution with Machine Learning <i>Samsung</i>	<b>CUS202</b> A Surrogate Model-Based Method for Performance Optimization of an Auto-Zero Linear Amplifier <i>Texas Instruments</i>	<b>IPB202</b> A Scalable VIP to Verify Complex SoCs for High-Traffic Conditions <i>Broadcom Ltd</i>	<b>VER202</b> Integration and Verification of PCI Express Gen4 Root Complex IP into an Arm-Based Server SoC Application <i>Arm</i>	<b>PAC202</b> PCIe 5.0: Addressing the Simulation, Test, and Measurement Challenges of 32Gbps <i>Tektronix</i>	<b>DES202</b> Key Design Considerations that Affect the Cost and Manufacturability of PCBs <i>TTM Technologies</i>	<b>MIX202</b> Automating of Mixed-Signal Block and Chip-Level Routing Using Innovus Implementation System <i>Allegro Microsystems/Cadence</i>	<b>DIP202</b> Advanced Semiconductor Processes and High-Performance Memory IP for Automotive Applications <i>TSMC/Cadence</i>	<b>ACA202</b> Towards Energy-Efficient Information Processing for Autonomous Drive <i>Utah State University</i>	
10:55am - 11:15am	Break											
11:15am - 11:55am	<b>FED203</b> Design and Verification of Low-Power Flexible 802.11ah IP with Stratix HLS <i>Adapt-IP</i>	<b>ADV203</b> Cadence Reference Flow Using Samsung Foundry 8nm Signoff Design Methodology <i>Samsung</i>	<b>SIG203</b> A Novel and Efficient Approach to Model the Substrate Using PVS LVS and QRC for RFIC Design <i>TowerJazz</i>	<b>CUS203</b> Reducing ECOs with Virtuoso EAD <i>STMicroelectronics</i>	<b>IPB203</b> Arm and Cadence Partner on ISO 26262 Methodology <i>Arm</i>	<b>VER203</b> Maximizing ROI of Palladium Platform While Efficiently Managing Complexity Associated with Emulation <i>Samsung</i>	<b>PAC203</b> Silicon Interposer and Redistribution Layer Interconnect Modeling <i>Cadence</i>	<b>DES203</b> Batch Checks Aren't Early Enough: Real-Time DFM Checks to Get Done Faster, Sooner <i>Anista Networks</i>	<b>MIX203</b> Best Practices in Mixed-Signal Modeling and Verification <i>Cadence</i>	<b>DIP203</b> Automotive Electronics Redefined <i>Cadence</i>	<b>ACA202</b> Physical Layout for 3D IC Placement and Conditional Routing Rule Management <i>UC San Diego</i>	
12:00pm - 1:30pm	Lunch and Designer Expo											
1:30pm - 2:10pm	<b>FED204</b> Low-Power Signoff Using Conformal-IP Technology <i>Broadcom</i>	<b>ADV204</b> Power Grid and IR Drop Optimization Using Innovus/Voltus/Pegasus Integrated Solution <i>Cadence</i>	<b>SIG204</b> Virtuoso-ECO Solution Significantly Improves Chip's Time to Marketing <i>HiSilicon</i>	<b>CUS204</b> How to Get Faster and Better Simulation with Spectre Simulation <i>Cadence</i>	<b>IPB204</b> Coherency Verification of the CHI / CCIX System <i>Xilinx Inc</i>	<b>VER204</b> Palladium Z1 and Protium S1: The Fastest Way to Make Your System-on-Chip Prototyping a Success Story <i>Microsemi</i>	<b>PAC204</b> Macromodeling Using Machine Learning Techniques for DDR5 Applications <i>Cadence</i>	<b>DES204</b> Layer Reduction and 30%+ SI Improvement Using New Via Technology <i>WUS PCB Ltd.</i>	<b>MIX204</b> Verifying Analog Mixed-Signal Designs with Cadence's Metric-Driven Verification Tools <i>Texas Instruments</i>	<b>DIP204</b> Addressing PCIe Gen1.5 Test and Debug Challenges with Confidence <i>Tektronix</i>	<b>ACA204</b> Agile Development of Custom Hardware <i>UC Berkeley</i>	
2:15pm - 2:55pm	<b>FED205</b> Synthesis and DFT Integration for a Mixed-Signal SoC <i>Boston Scientific</i>	<b>ADV205</b> Clock Implementation on a High-Performance Arm System Using Flexi and Clock Mesh in Innovus and Tempus Solutions <i>Arm</i>	<b>SIG205</b> Enabling Voltus/Voltus-FI Solutions for EMIR Power Signoff on GLOBALFOUNDRIES 7LP and 14LP <i>FHFET Technologies GLOBALFOUNDRIES</i>	<b>CUS205</b> Virtuoso Layout EAD Routing Techniques <i>Cadence</i>	<b>IPB205</b> Speedup the Debug Turnaround Time and Regression Run Time with SV Dynamic Test Reload <i>Microsemi</i>	<b>VER205</b> Pushbutton Prototyping in Days vs Months <i>NVIDIA</i>	<b>PAC205</b> Model Management and Integration for OrCAD Capture, Allegro, and Signify Solutions <i>Anista Networks</i>	<b>DES205</b> Manufacturing More Efficiently by Using IPC-2581, a Contract Manufacturer's Success Story <i>Autom</i>	<b>MIX205</b> An EDA Tool for Static Crossstalk Analysis in Mixed-Signal Designs <i>Texas Instruments</i>	<b>DIP205</b> Achieving ASIL-B Readiness with Tensilica Configurable Processor IP <i>Cadence</i>	<b>ACA205</b> A Self-powered IoT SoC Platform for Wearable Health Care <i>Wayne State University</i>	
3:00pm - 3:20pm	Break											
3:25pm - 4:05pm	<b>FED206</b> Integrated Genus, Innovus, and Tempus Flow to Reduce Metal Cost on a 16nm Design <i>MxLinear</i>	<b>ADV206</b> Power-, Performance-, and Area-Optimized Implementation of 802.11n MAC Core Using Innovus Multi-Tap CTS <i>Broadcom</i>	<b>SIG206</b> Virtuoso Platform-Based Unified Design Finishing Solution for GF-7LP <i>GLOBALFOUNDRIES</i>	<b>CUS206</b> Optimizing Via Placements Through Techfile and Automation <i>Texas Instruments</i>	<b>IPB105</b> Rapid Testbench Setup in an AMS UNL Flow for Mixed-Signal Verification <i>Texas Instruments</i>	<b>VER206</b> Integration of vManager Platform "DOORaNG" to Address Requirement Traceability <i>AXP Semiconductor</i>	<b>PAC206</b> IBIS-AMI for PCI Express Gen 4 <i>IBM</i>	<b>DES206</b> Electrical Engineers and PLM, How to Make It Work <i>XLFM</i>	<b>MIX206</b> Mixed-Signal Verification Challenges and Solutions <i>Broadcom</i>	<b>DIP206</b> Enabling High-Speed Interface IP on Samsung Foundry 10LPP Process for Enterprise Applications <i>Samsung/Cadence</i>	<b>ACA206</b> Design and Synthesis of Trusted FeTe-Based Microelectronics for DoD-254 Assurance <i>University of Mississippi</i>	
4:10pm - 4:50pm	<b>FED207</b> Synthesis Through Implementation Challenges and Solutions for a Large Networking Chip <i>Broadcom</i>	<b>ADV207</b> Body-Bias Interpolation in 22FDX Using Innovus, Tempus, and Voltus Solutions <i>GLOBALFOUNDRIES</i>	<b>SIG207</b> Simultaneous Switching Inputs: Covering a Significant Hold Margin Risk in Tempus Solution <i>Inphi</i>	<b>CUS207</b> 7nm Custom Design Reference Flow Based on Virtuoso WSP (With Spacing Pattern) <i>GLOBALFOUNDRIES</i>	<b>IPB206</b> Introducing Next Generation Engineering Computer: Building the EDA Stack on Arm <i>Qualcomm</i>	<b>VER207</b> Enabling Full Design Lifecycle Hardware/Software Security Verification <i>Tortuga Logic</i>	<b>PAC207</b> Optimizing FPGA-HBM Non-TSV Interposer Design <i>Xilinx</i>	<b>DES207</b> How to Design Boards that Work the First Time <i>FEEVEL</i>	<b>MIX207</b> Demystify Mixed-Signal Simulation Errors <i>Texas Instruments</i>	<b>DIP207</b> ASIC-Ready Processor IP and ISO 26262 Part 11 <i>Cadence</i>	<b>ACA207</b> Neural Network Acceleration on Conventional Platform and Neuromorphic Fabric <i>Duke University</i>	
5:00pm - 6:30pm	Closing Reception and Best Presentation Awards											