



Monday, May 6

12:00							
Registration Opens							
12:00 - 13:30							
Light Lunch Buffet and Designer Expo							
	Full-Flow Digital Design and Signoff Room Ammersee II	Custom IC Design and Verification Room Ammersee I	Mixed-Signal and Advanced Methodologies Room Alpsee	SoC Design and Verification Room Chiemsee	Signal and Power Integrity Analysis Room Bodensee I	Automotive and IP Solutions Room Schliersee	Academic Room Pilsensee
13:30-14:00	DSG01 The Challenge of Designing a "First-Time-Right" Wi-Fi Half-Duplex Baseband in Less than Six Months <i>Methods2Business</i>	CUS01 PVS Voltage-Aware DRC Using PVL Tcl DFM PROPERTY Advancement Commands <i>TowerJazz</i>	MS01 Experiences in OpenAccess Interoperability with Virtuoso and Innovus Solutions for Mixed-Signal Designs <i>Infineon Technologies</i>	SVG01 Full-Chip System-on-Chip Emulation Using Palladium Z1 Emulation Ecosystem <i>Dream Chip Technologies GmbH</i>	WKSH1 How to Perform Power Integrity Analysis of a Motor Control Unit by Combining Signity and PSpice Technology <i>Cadence FlowCAD</i>	ASIP01 Automotive System Enablement <i>Cadence</i>	AC01 Updated Cadence 2019 Portfolio Available for European Academics via Europractice <i>Science and Technology Facilities Council</i>
14:00-14:30	DSG02 ICZ PAD Characterization Methodology Using Liberate Characterization <i>Dialog Semiconductor</i>	CUS02 A New Methodology for Active Substrate Parasitic Extraction in Automotive HV-CMOS Processes <i>X-FAB Semiconductor Foundries GmbH</i>	MS02 Fast Implementation of Small Digital Blocks Within a Custom Layout Environment <i>ams AG</i>	SVG02 Hybrid Virtual + Emulation SoC Platform for SW-Drivers Validation <i>IntelMobileye</i>		ASIP02 Addressing the State of Safety and Security in Today's Autonomous Vehicles System Designs <i>Green Hills Software</i>	AC02 Lead Institution for Analog Design Automation: New Thoughts in EDA for Analog <i>Reutlingen University - Robert Bosch Center for Power Electronics</i>
14:30-15:00	DSG03 Leveraging UTAG for a Complex Mixed-Signal Design <i>Kandou Bus SA</i>	CUS03 Precise Layout Area Estimation of Analog/Mixed-Signal Circuits <i>STMicroelectronics</i>	MS03 Automated DFM Optimization Using Pattern Matching in Virtuoso and Innovus Solutions <i>NXP Semiconductors</i>	SVG03 Fast Processor Models for Software Bring Up and Hardware-Verification Co-Verification <i>Impress Software</i>		ASIP03 A Configurable Fault-Tolerant Multicore System Based on Tensilica Fusion G3 DSPs <i>IHP</i>	AC03 IC Layout Automation with Self-Organized Wiring and Arrangement of Responsive Modules (SWARM) <i>Reutlingen University</i>
15:00-15:30	DSG04 RTL-Based Power Calculation with Joules RTL Power Solution <i>VSORA</i>	CUS04 Interactive Resistance Measurement for Hierarchical Layout Nets <i>NXP Semiconductors</i>	MS04 Design Flow and Technology Demonstrator for 60GHz WiGig Antenna Array on Package <i>GLOBALFOUNDRIES</i>	SVG04 Dynamic Software Analysis in Virtual Platforms <i>Ericsson</i>		ASIP04 A Tool to Ease Design Space-Exploration Using the Tensilica LXT ASIP <i>Ruhr-Universität Bochum</i>	AC04 SPAM - A SKILL Package Management System <i>Reutlingen University</i>
15:30-16:00							
Coffee Break							
16:00-16:30	DSG05 Conformal Smart LEC Results on ST ADG Devices <i>STMicroelectronics</i>	CUS05 Design Intent - A Path Towards Better Communication Within IC Design Teams <i>Robert Bosch GmbH</i>	MS05 EM, ICT Enhancements for RF Qualification <i>GLOBALFOUNDRIES</i>	SVG05 Modern Baseband SoC Architecture Exploration and Validation in the SAVE Framework <i>Intel</i>	WKSH1 Cont'd How to Perform Power Integrity Analysis of a Motor Control Unit by Combining Signity and PSpice Technology <i>Cadence FlowCAD</i>	ASIP05 Power-Efficient AI Processors for Perception and Decision-Making in Autonomous Vehicles <i>Cadence</i>	AC05 Lead Institution for Embedded Systems Design and Verification: Development of Adaptive Dependable and Robust Systems <i>Brandenburg University of Technology (BTU) Cottbus - Senftenberg</i>
16:30-17:00	DSG06 Improving Leakage and Dynamic Power of High-Performance Arm Cortex-A76 Core Using Cadence Solutions <i>Arm</i>	CUS06 Fast Design and Reuse of Analog IP Using Intelligent IP Generators and Virtuoso Technology <i>Fraunhofer IIS/EAS</i>	MS06 Quality Assurance in the Verification of Power Grid of X-FAB's Memory Compilers with Voltus-Fi Flow <i>X-FAB Semiconductor Foundries GmbH</i>	SVG06 PSS - Automotive Case Study <i>Infineon Technologies</i>		ASIP06 AI Inference at the Edge – The Realities of Hardware and Software Integration <i>Cadence</i>	AC06 PSS: Getting Up for Large-Signal Simulation <i>Ghent University - imec</i>
17:00-17:30	DSG07 Accelerating Timing Closure Using In-Design Track-Based Metal Fill with Innovus Implementation System <i>STMicroelectronics</i>	CUS07 RF Simulation Techniques for Analog Circuits <i>Dialog Semiconductor</i>	MS07 Visualize and Prevent EM Effects in Automotive Designs Using Voltus-Fi Custom Power Integrity Solution <i>Melxis</i>	SVG07 Using Perseus System Verifier in the IP Verification of the Aurix/IG RADAR Signal Processing Unit <i>Infineon Technologies</i>		ASIP07 Real-Time LED Flicker Mitigation on a Tensilica Vision DSP for Digital Side Mirror Systems <i>Leibniz University Hannover</i>	AC07 Application of Cell-Aware Test on an Advanced 3nm CMOS Standard-Cell Library <i>imec</i>
17:30-18:00	DSG08 M1 vs Poly Pitch: Gear Ratio Change <i>imec</i>	CUS08 Optimizing Spectre APS Transient Speed and Convergence <i>Texas Instruments</i>	MS08 Printer Application IC - Analog on Top Flow with LVDS Signal Balancing Through EAD <i>STMicroelectronics</i>	SVG08 TOP-Level Verification Challenges for Interconnect and Closing the Gap Using IWB/IVD <i>Ericsson</i>		ASIP08 Mixed-Signal Analysis and Verification to Meet ISO 26262 Safety Requirements <i>Texas Instruments</i>	AC08 MEMS-IC Yield Optimization with Electrical and Mechanical Process Parameters <i>Technical University of Munich</i>
18:00-20:00							
Networking Buffet and Designer Expo							



Tuesday, May 7

Welcome Coffee and Registration									
Keynotes Tom Beckley, Senior Vice President and General Manager, Custom IC & PCB Group, Cadence Hans Adlkofer, Vice President Automotive System Group, Infineon Technologies									
Coffee Break									
07:30-08:45	Full-Flow Digital Design and Signoff Room Ammersee II	Custom IC Design and Verification Room Ammersee I	Mixed-Signal and Advanced Methodologies Room Altpsee	SoC Design and Verification Room Chiemsee	Multi-Fabric Design and Analysis Room Bodensee I	PCB Design and Analysis (German/Deutsch) Room Bodensee II	Automotive and IP Room Schliersee	Academic Room Pilensee	Special Sessions
10:30-11:00		CUS09 Verification of High-Level Design Requirements with Virtuoso ADE Verifier <i>ams AG</i>	MS09 Real-Number Modeling of Loading Effects in Power Regulation Using SV ENet <i>Texas Instruments</i>	SVG09 Formal Verification Signoff for Digital IP: A Comparison Between Classical UVM Versus Formal Based <i>STMicroelectronics</i>	SPB01 What's New in PCB Flow (Front End) <i>FlowCAD</i>	PCB01 What's New in PCB Flow (Front End) <i>FlowCAD</i>	ASIP09 112G SerDes for 400G/800G Networking <i>TSMC and Cadence</i>	AC09 Lead Institution for System-Level Design: Heterogeneous Runtime-Adaptive Multicore Architectures for Autonomous Systems <i>Technical University Dresden</i>	CL01 Cadence Cloud/The Future of Electronic Design Automation <i>Cadence</i> Room Eibsee
11:00-11:30	DSG09 New Technology Innovations in the Cadence Digital Flow <i>Cadence</i>	CUS10 Implementing a Grid-Based Design Methodology to "Design Out" the Impacts of Shrinking Nodes <i>IC Mask Design</i>	MS10 UVM ATE Tester Probe UVC for Top-Level Mixed-Signal Verification <i>Texas Instruments</i>	SVG10 A Comprehensive and Reusable Strategy to Verify Cores Based on UVM and Formal Verification <i>STMicroelectronics</i>	SPB02 Checking the Connectivity Between Design Fabrics <i>STMicroelectronics</i>	PCB02 What's New in PCB Flow (Back End) <i>FlowCAD</i>		AC10 Formal Verification with Broad-Spectrum ANSI-C Reference Specifications <i>University of Oxford</i>	
11:30-12:00			MS11 Chip-Level Verification of RF-AMS SoCs <i>Innowin System Solutions AB</i>	SVG11 Formal Verification in the Context of Highly Configurable IPs <i>Texas Instruments</i>	SPB03 Virtuoso Platform as a Common Layout Design Environment for Chip/Package/PCB Co-Design <i>Infineon Technologies</i>	PCB03 System Design <i>FlowCAD</i>	ASIP11 CNN Design Space Exploration on TeslaV1 Vision P6 DSP <i>Leibniz University Hannover</i>	AC11 Master Thesis Contest Winner: Automated Design Space Exploration of Digital Audio Processors for Hearing Aids <i>Leibniz University Hannover</i>	CL02 Cloud-Based Innovation for Semiconductor Design <i>Amazon Web Services</i> Room Eibsee
12:00-12:30	DSG10 Mixed Placer: An Unconventional Paradigm for Hard Macro-Intensive Designs <i>STMicroelectronics</i>		MS12 Path-Based Timing Verification Flow for Full-Custom Circuits <i>IBM</i>	SVG12 Accelerate DFT Simulations with Xcelium Multi-Core Technology <i>STMicroelectronics</i>	SPB04 Applying Team Design and DFM Checking to IC Package and SiP <i>Cadence</i>	PCB04 Unternehmensweites PCB-Daten-Management <i>FlowCAD</i>	ASIP12 Multiframe Imaging on TeslaV1 Vision P6 DSP <i>Visidon</i>	AC12 Synthesis and Test of IP-Blocks with Fault Mitigation <i>Saint Petersburg State University of Aerospace Instrumentation (SUAI)</i>	
12:30-13:30	Lunch and Designer Expo								
13:30-14:00	DSG11 Designing a 7mm Multi-Core Core Arm Neoverse-N1 System on Chip Using Cadence Implementation Flow and IP <i>Arm</i>	CUS12 Legato Reliability Fault Simulation - An Automotive Safety Case Study <i>Melexis</i>	MS13 Technology Overview <i>Cadence</i>	SVG13 High-Level Synthesis Models in Pre-Silicon Verification <i>Intel</i>	SPB05 Implementation of Complex Packaging Design Rules and Layout Optimization Using RAVEL Algorithms in Cadence SiP <i>STMicroelectronics</i>	PCB05 Integrierte Neue Design Checks <i>FlowCAD</i>	ASIP13 A Low-Power TeslaV1 Fusion F1 DSP and Low-Voltage SRAMs Achieving 400MHz at 60mV <i>Xenergic</i>	AC13 Lead Institution: University of Lübeck <i>University of Lübeck</i>	WOM01 12% is Not Enough, Changing Industry to Support Women in Engineering <i>Women's Engineering Society</i> Room Walchensee
14:00-14:30	DSG12 How to Improve TAT and PPA by Using Design Metrics <i>Socionext Europe GmbH</i>	CUS13 Reliability Analysis Results Parsing Flow <i>Xilinx</i>	MS14 Implementing Checks for Power Domain Crossings on Schematic Level <i>Racy/CS</i>	SVG14 Accelerating Verification of RF Chips for 5G <i>Infineon Technologies</i>	SPB06 25Gbps Simulations with Sigrity 2018 Release <i>Grass Valley</i>	PCB06 Integrierte Design Analyse <i>FlowCAD</i>	ASIP14 Case Study: Design Methodology for Optimized GPS IP Solution Using Cadence Early Stage Researchers <i>Nestwave</i>	AC14 Reliability, Security and Quality in Nanoelectronic Systems – Update from Cadence Early Stage Researchers <i>Cadence</i>	WOM02 Interactive Session: Breaking the Mould <i>Women's Engineering Society</i> Room Walchensee
14:30-15:00	DSG13 Challenges in Digital Implementation of a Huge Sensor Array Design with High-Speed SerDes Interface <i>Fraunhofer IIS</i>	CUS14 Degradation Model Creation Flow <i>Fraunhofer IIS</i>	MS15 DARE SET Simulation Flow Integrated in Virtuoso Analog Design Environment <i>imec</i>	SVG15 A Python Client Library for vManager API <i>EXTOLL GmbH</i>	SPB07 Electrical/Thermal Co-Simulation of SMPs High Current Density PCB Design <i>Infineon Technologies</i>	PCB07 Full Wave 3D Simulations <i>FlowCAD</i>	ASIP15 Smart Hearing Aid Processor with Ultra-Low Power Consumption <i>Dream Chip Technologies GmbH</i>	AC15 Master Thesis Contest Winner: Procedural Capacitor Placement and Routing in Charge Redistribution ADCs with Generalised Capacitor Ratios by Nonlinearity Analysis Considering Parasitics <i>Technical University of Munich/Infineon Technologies</i>	
15:00-15:30	Coffee Break								



Tuesday, May 7

15:00-15:30 Coffee Break								
	Full-Flow Digital Design and Signoff Room Ammersee II	Custom IC Design and Verification Room Ammersee I	Mixed-Signal and Advanced Methodologies Room Alpesee	SoC Design and Verification Room Chiemsee	Signal and Power Integrity Analysis Bodensee I	PCB Design and Analysis (German/Deutsch) Room Bodensee II	Automotive and IP Room Schliersee	Academic Room Pilsensee
15:30-16:00	DSG14 A Flow for Early Power Analysis Using Joules and Voltus Solutions <i>Analog Devices</i>	CUS-Demo I Getting the Most Out of Virtuoso ADE in Virtuoso 18.1 Release <i>Cadence</i>	MS-Demo I Best Companions: vManager Platform and Virtuoso ADE Verifier - Leading-Edge Technology and Methodology for Mixed-Signal Verification Closure <i>Cadence</i>	SVG16 Technology Overview <i>Cadence</i>	SPB08 SI/PI/EMC Full System Simulation of Complex Tester PCB Boards (40 Layers) MLO, Contact Unit and IC <i>NXP Semiconductors</i>	PCB08 Starrflex (Rigid Flex) Technologie <i>Würth Elektronik GmbH & Co. KG</i>	ASIP16 Advanced Memories: Design Decisions for Advanced Memory Interfaces <i>Arm and Cadence</i>	AC16 Workshop: Rapid UVM-e Testbench Generation <i>Cadence</i>
16:00-16:30	DSG15 DiePackage Co-Design in 28FD0I Technology Using Voltus-Sigrity Package Analysis <i>STMicroelectronics</i>	CUS-Demo II Advanced Methodologies in Virtuoso 18.1 Release: Concurrent Layout Editing, Design Planner, Simulation-Driven Routing <i>Cadence</i>			SPB09 Introducing a 5G Reference Design <i>Cadence</i>	PCB09 Starrflex (Rigid Flex) Technologie (Live Demo) <i>FlowCAD</i>	ASIP17 Implementing LPDDR5 Controller and PHY for Mobile, Automotive, and Computing Applications <i>Cadence</i>	
16:30-17:00	DSG-Demo I Smart Digital Implementation Using Innovus Machine Learning <i>Cadence</i>	CUS-Demo III Addressing Complex Low-Power Design and Verification Challenges Using Virtuoso Power Manager <i>Cadence</i>	MS-Demo II Spectre-AMS Designer Flex Use Model Reduces SoC Verification Time <i>Cadence</i>	SVG17 Emulation Automation Workflow: Your Way to Success <i>Arm</i>	SPB10 True 3D Analysis on Large Geometries with Clarity 3D Solver <i>Cadence</i>	PCB10 Embedded Components <i>AT&S Deutschland GmbH</i>	ASIP18 Enabling High-Performance Computing Applications with Differentiated IP and Bleeding-Edge Semiconductor Processes <i>Samsung</i>	AC17 New Stars on the Horizon – Innovative Startups Showcase Their Vision <i>Xenergie, MAGIC5, and aiCTX</i>
17:00-17:30	DSG-Demo II Bus Guides and Timing Closure with Innovus High-Frequency Router <i>Cadence</i>	CUS-Demo IV Legato Reliability Solution <i>Cadence</i>	MS-Demo III Analog and Mixed-Signal Functional Safety Flow Through vManager Metric-Driven Signoff Platform <i>Cadence</i>		SPB11 Avoid Unnecessary Iterations with Your Manufacturing Partner – A New Approach to Reducing or Eliminating TQs and Accelerating Your New Product Introduction <i>Multitek, A DSIJ Company</i>	PCB11 Embedded Components (Live Demo) <i>FlowCAD</i>	ASIP19 IP Portfolios for Automotive and High-Performance Computing Designs <i>Cadence</i>	
17:30-18:30	Designer Expo							
18:30-20:00	Dinner and Best Presentation Awards							
20:00-23:00	Evening Event							



Wednesday, May 8

08:00-08:30 Welcome Coffee and Designer Expo					
	Full-Flow Digital Design and Signoff Room Ammersee II	Custom IC Design and Verification Room Ammersee I	Mixed-Signal and Advanced Methodologies Room Alpsee	MCAD-ECAD Room Bodensee I	SoC Design and Verification Room Chiemsee
08:30-09:00	DSG-Techtorial I IR Drop Analysis and Optimization in Innovus Implementation System <i>Cadence</i>	CUS-Techtorial I High Performance Global Remote Access to Cadence EDA Software <i>OpenText</i>	MS-Techtorial I Managing AMS Designs for Successful Tapeouts <i>ClioSoft</i>	WKSH2 Library Part Creation <i>FlowCAD</i>	SVG-Techtorial Do More with Less – Optimizing Your Throughput <i>Cadence</i>
09:00-09:30		CUS-Techtorial II Virtuoso RF Solution: A Comprehensive RF Flow for IC, Package, and Module Design <i>Cadence</i>	MS-Techtorial II Using SystemVerilog ENet to Model Complex Electrical Networks <i>Cadence</i>		
09:30-10:00		CUS-Techtorial III Design of a Photonic Lidar Module in a New Unified Electronics-Photonic Design Environment <i>Lumerical and Cadence</i>	MS-Techtorial III Advanced MS Verification of Multi-Disciplinary Systems with SV UDN-2-UDN/ Logic/Real <i>Cadence</i>		
10:00-10:30	DSG-Techtorial II Genus and Modus Solutions: Deep Dive into Hierarchical Test <i>Cadence</i>				
10:30-11:00	Coffee Break and Designer Expo				
11:00-11:30	DSG-Techtorial III Genus and Innovus Solutions: Physical Flows for Best FPA and Predictability <i>Cadence</i>	CUS-Techtorial IV Writing Good SKILL Code <i>Cadence</i>	MS-Techtorial IV Using Quantus SmartView to Accelerate Post-Layout Analysis of Parasitics and Electromigration (EM) <i>Cadence</i>	WKSH2 Library Part Creation <i>FlowCAD</i>	
11:30-12:00			MS-Techtorial V Electrostatic Discharge (ESD) Analysis with Voltus-Fi Custom Power Integrity Solution <i>Cadence</i>		
12:00-12:30	DSG-Techtorial IV IP...The Challenge of the Deliverables <i>Cadence</i>	CUS-Techtorial V Custom Silicon Design Automation with Cadence PCell Designer <i>Robert Bosch GmbH</i>	MS-Techtorial VI Accelerated Design, Migration, and Substrate Coupling for Analog Design <i>Intenno Design</i>		
12:30-13:00		CUS-Techtorial VI Cadence Cloud: A Secure and Flexible Solution to Enable Engineering Productivity and Accelerate Time to Market <i>Cadence</i>	MS-Techtorial VII Tame Your Analog Mixed-Signal Challenges Through Next-Generation Tools from MathWorks and Cadence <i>MathWorks</i>		
13:00-14:30	Lunch and Designer Expo				