



Registration Opens and Light Lunch Buffet							
Full-Flow Digital Design and Signoff		Custom	Mixed Signal and Advanced Methodologies	SoC Design and Verification	PCB Simulation	Automotive and IP Solutions	Academic Track
Room Ammersee II		Room Ammersee I	Room Alpsee	Room Chiemsee	Room Bodensee I	Room Schliersee	Room Pilsensee
12:00 13:30							
13:30 14:00	<b>DSG01</b> So How Can the HLS Flow Help You Cut TTM? <i>Cadence</i>	<b>CUS01</b> Lifetime Verification by Circuit Level Aging Simulations <i>Fraunhofer Institute</i>	<b>MS01</b> Demystify the Mixed-Signal Simulation Errors <i>Texas Instruments</i>	<b>SVG01</b> Performance Modeling for LPDDR4 Memory Subsystems Using SystemC and Approximately-Timed TLM <i>Cadence</i>		<b>ASIP01</b> Addressing IP Management and Traceability Challenges for ISO 26262 <i>Methodics</i>	<b>AC01</b> Updated Cadence 2018 Portfolio Available for European Academics via Europractice <i>Science and Technology Facilities Council</i>
14:00 14:30	<b>DSG02</b> Latency-Constrained Design for a Display Stream Compression Decoder with Stratus HLS <i>Socionext</i>	<b>CUS02</b> Case Study of Well Proximity Effects in 180nm <i>ams AG</i>	<b>MS02</b> A Portable Environment for Mixed Signal Verification <i>STMicroelectronics</i>	<b>SVG02</b> A Deep Dynamic Formal Verification-Based Approach for Complex Systems-on-Chip <i>Ruhr-University Bochum</i>		<b>ASIP02</b> Addressing PCIe Gen1-5 Test and Debug Challenges with Confidence <i>Tektronix</i>	<b>AC02</b> SW/HW System Co-Design Enablement for Coarse-Grain Heterogeneous Manycore Platforms <i>Saint Petersburg State University of Aerospace Instrumentation</i>
14:30 15:00	<b>DSG03</b> Inter-Module Matrix: A Metric-Driven Approach to Improving RTL Quality <i>Arm</i>	<b>CUS03</b> Quantus FS and Advanced Technology PDKs <i>GLOBALFOUNDRIES</i>	<b>MS03</b> An Efficient SKILL Based DB for Design Electrical Analysis <i>STMicroelectronics</i>	<b>SVG03</b> Interactive Visualization of Virtual Platform Coverage <i>Cadence</i>		<b>ASIP03</b> The System Approach to Voice Enhancement for Automatic Speech Recognition in IoT Devices. <i>Alango Technologies</i>	<b>AC03</b> Processor Architecture Tradeoffs for On-Site Electronics in Harsh Environment <i>Leibniz Universität Hannover</i>
15:00 15:30	<b>DSG04</b> RTL Stimulus Based Power Calculation with Joules RTL Power Solution <i>Renesas Electronics</i>	<b>CUS04</b> Recent Enhancements in Quantus Extraction Solution and its Integrated Capacitance Field Solver Allow New Applications <i>Infinion Technologies</i>	<b>MS04</b> XPS/Flash - A New Option for High Performance Flash Design Verification <i>X-FAB Semiconductor Foundries</i>	<b>SVG04</b> Augmented Reality and Rapid-Prototyping Based Supervision and Maintenance of an Industrial Process <i>Ruhr-University Bochum</i>	<b>ICSG01</b> Application of OrCAD Capture with PSpice as a Tool for Analog Circuit Diagnosis <i>Technical University of Sofia</i>	<b>ASIP04</b> Designing DRAM Interfaces for Automotive Electronics <i>Cadence</i>	<b>AC04</b> Evaluation of Heterogeneous Tool Chains for Building Complex FPGA-Based MPSoCs <i>IHP Microelectronics</i>
15:30 16:00	Coffee Break						
16:00 16:30	<b>DSG05</b> Full Chip Power Signoff using the Voltus OnChip Voltage Regulator Flow <i>ams AG</i>	<b>CUS05</b> Constraint-Aware Simulation with Virtuoso ADE Checks/Asserts <i>Infinion Technologies</i>	<b>MS05</b> A Flexible and Full Cadence Flow for Mixed Simulation <i>STMicroelectronics</i>	<b>SVG05</b> SRISA Protium S1 Approach <i>SRISA</i>	<b>ICSG02</b> Checking Compliance on the Complete System by Integrating Signal, Power, and Thermal Integrity Analysis for PCB and IC Package <i>Cadence</i>	<b>ASIP05</b> Enabling High Speed Interface IPs on Samsung Foundry TOLPP Process for Enterprise Applications <i>Samsung</i>	<b>AC05</b> Visual Programming Environment for Cadence SKILL <i>Reutlingen University</i>
16:30 17:00	<b>DSG06</b> Automation of Mixed-Signal Block and Chip-Level Routing Using Innovus Implementation System <i>Allegro MicroSystems</i>	<b>CUS06</b> EM Check on Poly Resistor Device and RF FET Using Voltus-FI Custom Power Integrity Solution <i>GLOBALFOUNDRIES</i>	<b>MS06</b> A Digital-Centric Real Number Modelling Based Mixed-Signal Design Flow <i>EXTDLL</i>	<b>SVG06</b> Amber - A TLM IP Library for Rapid System Prototyping <i>Cadence</i>		<b>ASIP06</b> An Area and Leakage Efficient Multi-Port SRAM for Near-Threshold GHz Operation <i>ENERGIC</i>	<b>AC06</b> Design Flow Automation for On-Chip Inductors <i>University of Heidelberg</i>
17:00 17:30	<b>DSG07</b> Conformal-ECC: How to Recover Six Weeks to PG <i>Texas Instruments</i>	<b>CUS07</b> Virtuoso Layout Suite EAD, Beyond Aware... <i>Robert Bosch</i>	<b>MS07</b> Aspects of Library Characterization of Digital Standard Cells with Complex Circuit Topology <i>IHP Microelectronics</i>	<b>SVG07</b> Improving Design Flow by Automating TLM Model Generation and Applying Existing RTL Based Verification <i>Renesas Electronics</i>	<b>ICSG03</b> Planning and Considering Power Supply Design for a DDRx Analysis <i>Cadence</i>	<b>ASIP07</b> A 0.5V - 0.8V Tensilica HiFi Mini in 40nm LP <i>Minima Processor</i>	<b>AC07</b> Impedance Matching Network Synthesis Toolbox for Cadence <i>Vilnius Gediminas Technical University</i>
17:30 18:00	<b>DSG08</b> Hierarchical Timing Closure with Tempus Scope Models <i>Cadence</i>	<b>CUS08</b> Reducing ECO's with Virtuoso EAD <i>STMicroelectronics</i>	<b>MS08</b> System-Level Operating Condition Checks: Automated Augmentation of VerilogAMS Models <i>IMMS</i>	<b>SVG08</b> UVM-ML Testbench for TLM2.0 Models <i>Cadence</i>		<b>ASIP08</b> Virtual Prototyping of Convolutional Neural Networks with Tensilica IP <i>Ruhr-University Bochum</i>	<b>AC08</b> Teaching Microelectronic Design by Doing <i>Università degli Studi di Cagliari</i>
18:00 20:00	Networking Buffet and Designer Expo						



07:30 08:45	Welcome Coffee and Registration							
08:45 10:00	<p>Keynotes</p> <p>Paul Cunningham, Corporate VP and GM, System and Verification Group (SVG)</p> <p>Prof. Dr.-Ing. Philipp Slusallek, Scientific Director at the German Research Center for Artificial Intelligence (DFKI)</p> <p>"Understanding the World with AI: Training and Validating Autonomous Vehicles Using Synthetic Data"</p>							
10:00 10:30	Coffee Break							
	Full-Flow Digital Design and Signoff	Custom	Mixed Signal and Advanced Methodologies	SoC Design and Verification	Package and Board Design and Analysis	PCB Design and Analysis (German)	Automotive and IP Solutions	Academic
	Room Ammersee II	Room Ammersee I	Room Alpsee	Room Chiemsee	Room Bodensee I	Room Bodensee II	Room Schliersee	Room Pilsensee
10:30 11:00	<p><b>DSG09</b></p> <p>Technology Overview</p> <p><i>Cadence</i></p>	<p><b>CU509</b></p> <p>Automated P-Cell XOR with Instance Level Reporting</p> <p><i>NXP</i></p>	<p><b>MS09</b></p> <p>Verifying Analog-Mixed-Signal Designs with Cadence's Specification Driven Verification Tools</p> <p><i>Texas Instruments</i></p>	<p><b>SVG09</b></p> <p>Multi-Project, Multi-Site, Multi-Server: Deploying vManager Metric-Driven Signoff Platform in a Truly Global Organization</p> <p><i>Analog Devices</i></p>	<p><b>SPB01</b></p> <p>Enabling System-Level Design with Allegro Technologies</p> <p><i>Cadence</i></p>	<p><b>PCB01</b></p> <p>Enabling System-Level Design with Allegro Technologies</p> <p><i>Cadence</i></p>	<p><b>ASIP09</b></p> <p>ADAS System Enablement</p> <p><i>Cadence</i></p>	<p><b>AC09</b></p> <p>Panel: StartUp, No Money, Need for Cadence License, What to Do?</p>
11:00 11:30		<p><b>CU510</b></p> <p>Common Design Migration Solution Through Universal Symbol P-Cell</p> <p><i>NXP</i></p>	<p><b>MS10</b></p> <p>Methodology for Spotting Floating Gate Induced Leakage Currents</p> <p><i>Dialog Semiconductor</i></p>	<p><b>SVG10</b></p> <p>Automated Generation of Verification Charts Using vManager CS and Highchart Library</p> <p><i>Texas Instruments</i></p>	<p><b>SPB02</b></p> <p>Application Driven Heterogeneous Integration</p> <p><i>BroadPak Corporation</i></p>	<p><b>PCB02</b></p> <p>Was Ist Neu im Schematic Entry und PCB Editor (Teil 1)</p> <p><i>FlowCAD</i></p>	<p><b>ASIP10</b></p> <p>ASIL-Ready Processor IP and ISO 26262 Part 11</p> <p><i>Cadence</i></p>	
11:30 12:00		<p><b>CU511</b></p> <p>Technology Overview</p> <p><i>Cadence</i></p>	<p><b>MS11</b></p> <p>Re-Use of a UVM Testbench in the Analog Simulation Environment</p> <p><i>Infineon Technologies</i></p>	<p><b>SVG11</b></p> <p>Clock Domain Crossing (CDC) and SuperLint: Two Mandatory JasperGold Apps for the Verification of IPs</p> <p><i>STMicroelectronics</i></p>	<p><b>SPB03</b></p> <p>Boost Automotive Co-Design Enhancement: A New SIP 17.2 Challenge</p> <p><i>STMicroelectronics</i></p>	<p><b>PCB03</b></p> <p>Was Ist Neu im Schematic Entry und PCB Editor (Teil 2)</p> <p><i>FlowCAD</i></p>	<p><b>ASIP11</b></p> <p>Scaling Up Vision and AI DSP Performance</p> <p><i>Cadence</i></p>	<p><b>AC10</b></p> <p>Embedded Toggle Generator to Provide Realistic Test Conditions During Test of Digital 2D-SoCs and 3D</p> <p><i>Aristotle University of Thessaloniki</i></p>
12:00 12:30	<p><b>DSG10</b></p> <p>Design Flow Development for Complex Designs in Advanced Technologies</p> <p><i>Socionext</i></p>		<p><b>MS12</b></p> <p>Supply in a Multisupply Design: VerilogAMS Simulation Strategy for Multiple Supply Domains</p> <p><i>X-FAB Semiconductor Foundries</i></p>	<p><b>SVG12</b></p> <p>Delivering on the Promises of Portable Stimulus</p> <p><i>TVS</i></p>	<p><b>SPB04</b></p> <p>Accelerate New Product Introductions with High-Performance Team Design</p> <p><i>Cadence</i></p>	<p><b>PCB04</b></p> <p>High-Performance Team Design</p> <p><i>FlowCAD</i></p>	<p><b>ASIP12</b></p> <p>Automotive Design in TSMC 16nm and 7nm</p> <p><i>TSMC</i></p>	<p><b>AC11</b></p> <p>High-Level Design of Finite State Machines</p> <p><i>EXTOLL</i></p>
12:30 13:30	Lunch and Designer Expo							



	Full-Flow Digital Design and Signoff	Custom	Mixed Signal and Advanced Methodologies	SoC Design and Verification	Package and Board Design and Analysis	PCB Design and Analysis (German)	Automotive and IP Solutions	Academic
	Room Ammersee II	Room Ammersee I	Room Alpsee	Room Chiemsee	Room Bodensee I	Room Bodensee II	Room Schliersee	Room Pilsensee
12:30 13:30	<b>Lunch and Designer Expo</b>							
13:30 14:00	<b>DSG11</b> Integral RTL2Signoff Flow by Using Stylus for a Full Digital Flow Implementation <i>Texas Instruments</i>	<b>CUS12</b> Device Level Design Implementation Methodology <i>STMicroelectronics</i>	<b>MS13</b> Technology Overview <i>Cadence</i>	<b>SVG13</b> PSS in Real Life <i>Texas Instruments</i>	<b>SPB05</b> Allegro Solution - Adopting a RTDFA Methodology <i>BAE Applied Intelligence</i>	<b>PCB05</b> Was Bedeutet DFM für einen Leiterplattenhersteller? <i>AT&amp;S</i>	<b>ASIP13</b> Automotive Sensor Design Enablement <i>Cadence</i>	<b>AC12</b> Cell-Aware Test: Significant Test Quality Improvement at Affordable Cost <i>IMEC</i>
14:00 14:30	<b>DSG12</b> New Optimization Strategies for High Performance CPUs Using GLOBALFOUNDRIES ZFDX Technology <i>GLOBALFOUNDRIES</i>	<b>CUS13</b> A Layout Methodology for Deep Sub-Micron Technologies <i>Moortec Semiconductor</i>	<b>MS14</b> Approaches for Improving the Failure Rate Analysis of Automotive IC Designs <i>Cadence</i>	<b>SVG14</b> Integration of vManager Metric-Driven Signoff Platform with Industry Standard DOORSNG to Address Requirement Traceability <i>NXP Semiconductors</i>	<b>SPB06</b> Layer Reduction and 30%+ SI Improvement Using New Via Technology <i>Nextgin Technology BV</i>	<b>PCB06</b> Welche Daten sind für einen EMS wichtig? <i>Zoller Elektronik AG</i>	<b>ASIP14</b> Efficient In-Car Communication for Safety and Convenience—Another Reason to Use Dedicated DSP Cores in Automotive IVI SoCs <i>Alango Technologies</i>	<b>AC13</b> EDA Tools and Methodologies for High-Quality Nanoelectronic Systems <i>Cadence</i>
14:30 15:00	<b>DSG13</b> Implementing a IoT Testchip and Software IP for the Arm Platform Security Architecture Using the Cadence Digital Flow <i>Arm</i>	<b>CUS14</b> Prediction of RF Synthesizer Spurs Using Substrate Noise Analysis (QRC-SNA) <i>S3 Semiconductors</i>	<b>MS15</b> Verification of Mixed-Signal HW Safety Requirements Using A Novel Mixed-Signal Fault Injection Methodology <i>Texas Instruments</i>	<b>SVG15</b> Vertical and Horizontal Code Reuse for SoC Functional Verification and Performance Analysis Stages <i>RnD Center «EVEES», JSC</i>	<b>SPB07</b> Shorten Time to Design Your PCBs by Identifying DfX Issues Earlier in the Design Cycle <i>Cadence</i>	<b>PCB07</b> PCB Design/True DFM Technology <i>FlowCAD</i>	<b>ASIP15</b> Evolution of Next Generation Automotive ADAS SoC Design in 22nm FD-SOI Technology <i>Dream Chip Technologies</i>	<b>AC14</b> MEMS Design Contest — Presentations of the Winners
15:00 15:30	<b>Coffee Break</b>							
15:30 16:00	<b>DSG-Demo I</b> Project Stylus Introduction - Improved Productivity with CUI, Flowkit and Unified Metrics <i>Cadence</i>	<b>CUS-Demo I</b> New Technologies for Making Consumer IC Automotive Ready <i>Cadence</i>	<b>MS-Demo I</b> Power-Aware Verification of a Mixed Signal SoC <i>Cadence</i>	<b>SVG16</b> Technology Overview <i>Cadence</i>	<b>SPB08</b> Enabling System Electrical-Thermal Design <i>Future Facilities</i>	<b>PCB08</b> Neuerungen in der OrCAD / Allegro Productivity Toolbox <i>FlowCAD</i>	<b>ASIP16</b> Innovation in Cloud-Based EDA for IoT, AI, and Semiconductor Design <i>Amazon Web Services</i>	<b>AC-Workshop</b> Agile Design Flow for Generator-Based SoC Development <i>Berkeley EECS</i>
16:00 16:30		<b>CUS-Demo II</b> Understanding the Advantages of New Virtuoso Layout Simulation-Driven Routing Techniques <i>Cadence</i>						
16:30 17:00		<b>CUS-Demo III</b> Advanced Layout Methodologies for Advanced-Node Process Technologies <i>Cadence</i>						
17:00 17:30	<b>DSG-Demo II</b> Mixed-Signal Implementation Made Easy <i>Cadence</i>	<b>CUS-Demo IV</b> The Bold and the Beautiful — ADE Explorer/Assembler Update <i>Cadence</i>	<b>MS-Demo III</b> Solving Timing Characterization Challenges for Mixed-Signal and Interface IP in Advanced Nodes <i>Cadence</i>		<b>SPB10</b> Temperature- and Geometry-Dependent Analysis of High-Speed PCB Traces <i>Cisco and Cadence</i>	<b>PCB10</b> Signalintegritätsprüfung im PCB Editor in Echtzeit <i>FlowCAD</i>		
17:30 18:30					<b>SPB11</b> PCIe 5.0 – Addressing the Simulation, Test, and Measurement Challenges of 32Gbps <i>Tektronix</i>	<b>PCB11</b> PCB Library Management News <i>FlowCAD</i>		
18:30 20:00	<b>Designer Expo</b>							
20:00 20:00	<b>Dinner and Best Presentation Awards</b>							
20:00 23:00	<b>Evening Event</b>							



07:30 08:30							
Welcome Coffee and Designer Expo							
	Full-Flow Digital Design and Signoff	Custom	Mixed Signal and Advanced Methodologies	SoC Design and Verification	SoC Design and Verification	Signal and Power Integrity Analysis	Academic
	Room Ammersee II	Room Ammersee I	Room Alpsee	Room Chiemsee	Room Eibsee	Room Bodensee I	Room Pilsensee
08:30 09:00	DSG-Techtorial I Reducing IR Drop with Automated Fixing in Tempus ECO <i>Cadence</i>	CUS-Techtorial I Analog IP Reuse and Process Migration: Challenges and an Innovative Methodology to Address Them <i>Thalia</i>		SVG-Techtorial I vAPI for Customizing vManager Verification Flows – Quickstart <i>Cadence</i>		ICSIG-Techtorial Signal and Power Integrity Analysis - Workshop <i>FlowCAD</i>	
09:00 09:30		CUS-Techtorial II Co-Simulation of Integrated Electronic and Photonic Circuits <i>Lumerical</i>	MS-Techtorial I How to Create an Enterprise Design and IP Management Workflow for Engineers and Business Stakeholders <i>Perforce</i>				
09:30 10:00	DSG-Techtorial III The Full Flow Low Power Solution – RTL to Place and Route and Signoff <i>Cadence</i>	CUS-Techtorial III How to Get Faster and Better Results with Spectre Accelerated Parallel Simulator <i>Cadence</i>	MS-Techtorial II Best Practices in Mixed-Signal Modeling and Verification <i>Cadence</i>		SVG-Techtorial III Portable Stimulus Standard (PSS) Techtorial <i>Cadence</i>		AC-Techtorial I Creating a Parameterized Layout Module with Cadence PCell Designer <i>Reutlingen University</i>
10:00 10:30		CUS-Demo IV Automatic Metal Filling and Trim Metal Insertion for the SADP Routing Methodology <i>Cadence</i>					
10:30 11:00							
Coffee Break and Designer Expo							
11:00 11:30	DSG-Techtorial III New Innovus / PVS Hierarchical Metal Fill Flow <i>Cadence</i>	CUS-Techtorial V Better, Faster, Further — Updates in Virtuoso ADE Verifier <i>Cadence</i>	MS-Techtorial III Advanced Mixed-Signal Verification Using Xcelium Parallel Logic Simulation <i>Cadence</i>	SVG-Techtorial II JasperGold RTL Designer Signoff: Superlint and Clock Domain Crossing (CDC) Apps <i>Cadence</i>	SVG-Techtorial III Portable Stimulus Standard (PSS) Techtorial <i>Cadence</i>	ICSIG-Techtorial Signal and Power Integrity Analysis - Workshop <i>FlowCAD</i>	AC-Techtorial II Physical Implementation with ModGens <i>KTH Royal Institute of Technology and Cadence</i>
11:30 12:00	DSG-Techtorial IV Genus and Modus Solutions: Deep Dive Into Programmable Memory Built-In-Self-Test (PMBIST) <i>Cadence</i>						
12:00 13:00	DSG-Techtorial VI Think You're Smart? Try Conformal Smart LEC! <i>Cadence</i>	CUS-Techtorial VI Layout Dependent Effects and DFM Integration in Custom and Digital Design Flows for GF22FDX <i>Cadence</i>	MS-Techtorial IV Using the New Virtuoso ADE and MATLAB Integration: A Practical Guide <i>MathWorks and Cadence</i>				AC-Techtorial III Advancements in RFIC Design Methodology <i>Cadence</i>
13:00 14:30							
Lunch and Designer Expo							