Home
  • 開發工具
    • System Design and Verification
      System Design and Verification Overview

      Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

      Verification Suite Related Products A-Z

      Tools Categories
      • Debug Analysis
        • Tools
        • Indago Debug Platform
        • Indago Debug Analyzer App
        • Indago Embedded Software Debug App
        • Indago Protocol Debug App
        • SimVision Debug
      • Emulation
        • Tools
        • Palladium Z1 Enterprise Emulation System
        • Palladium XP Series
        • Palladium Dynamic Power Analysis
        • Palladium Hybrid
        • SpeedBridge Adapters
        • Emulation Development Kit
        • Virtual JTAG Debug Interface
        • Accelerated VIP
        • QuickCycles Services
        • VirtualBridge Adapters
      • Formal and Static Verification
        • Tools
        • JasperGold Formal Verification Platform (Apps)
        • Assertion-Based Verification IP
        • Incisive Formal Verification Platform
      • FPGA-Based Prototyping
        • Tools
        • Protium S1 FPGA-Based Prototyping Platform
        • Protium FPGA-Based Prototyping
        • SpeedBridge Adapters
      • Planning and Management
        • Tools
        • vManager Metric-Driven Signoff Platform
      • Simulation and Testbench
        • Tools
        • Xcelium Parallel Simulator
        • Incisive Enterprise Simulator
        • Incisive Functional Safety Simulator
        • Incisive Specman Elite
      • Software-Driven Verification
        • Tools
        • Perspec System Verifier
        • Indago Embedded Software Debug App
        • Virtual System Platform
      • Verification IP
        • Tools
        • Accelerated Verification IP
        • Assertion-Based VIP
        • Verification IP
      • Flows
        • Flows
        • Verification Solution for ARM-Based Designs
        • Automotive Functional Safety
        • Metric-Driven Verification Signoff
        • Mixed-Signal Verification
        • Power-Aware Verification Methodology
    • Digital Design and Signoff
      Digital Design and Signoff Overview

      Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

      Full-Flow Digital Solution Related Products A-Z

      Tools Categories
      • Block Implementation
        • Tools
        • Innovus Implementation System
        • First Encounter Design Exploration and Prototyping
        • Virtuoso Digital Implementation
      • Equivalence Checking
        • Tools
        • Conformal Equivalence Checker
        • Conformal Smart LEC
      • Functional ECO
        • Tools
        • Conformal ECO Designer
      • Hierarchical Design and Floorplanning
        • Tools
        • Innovus Implementation System
        • First Encounter Design Exploration and Prototyping
        • Virtuoso Digital Implementation
      • Low-Power Validation
        • Tools
        • Conformal Low Power
      • Synthesis
        • Tools
        • Stratus High-Level Synthesis
        • Genus Synthesis Solution
        • Virtuoso Digital Implementation
      • Power Analysis
        • Tools
        • Joules RTL Power Solution
      • SDC and CDC Validation
        • Tools
        • Conformal Constraint Designer
      • Silicon Signoff
        • Tools
        • Pegasus Verification System
        • Quantus Extraction Solution
        • Tempus Timing Signoff Solution
        • Assura Physical Verification
        • Physical Verification System
        • CMP Predictor
        • MaskCompose Reticle and Wafer Synthesis
        • QuickView Signoff Data Analysis
        • LDE Electrical Analyzer
        • Process Proximity
        • Pattern Analysis
        • Litho Physical Analyzer
        • Voltus IC Power Integrity Solution
        • Voltus-Fi Custom Power Integrity Solution
      • Test
        • Tools
        • Modus DFT Software Solution
      • Flows
        • Flows
        • 3D-IC
        • Advanced Node
        • ARM-Based Designs
        • Low Power
        • Mixed Signal
    • Custom IC / Analog / RF Design
      Custom IC / Analog/ RF Design Overview

      Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

      Overview Related Products A-Z

      Tools Categories
      • Library Characterization
        • Tools
        • Liberate Trio Characterization Suite
        • Virtuoso Liberate MX Memory Characterization Solution
        • Virtuoso Liberate AMS Mixed-Signal Characterization Solution
      • Circuit Design
        • Tools
        • What's New in Virtuoso
        • Virtuoso Schematic Editor
        • Virtuoso ADE Product Suite
      • Circuit Simulation
        • Tools
        • Spectre Circuit Simulator
        • Spectre eXtensive Partitioning Simulator
        • Spectre RF Option
        • Spectre AMS Designer
      • Layout Design
        • Tools
        • What's New in Virtuoso
        • Virtuoso Layout Suite
      • Layout Verification
        • Tools
        • Virtuoso DFM
        • Physical Verification System
        • Virtuoso Integrated Physical Verification System
      • Flows
        • Flows
        • Electrically Aware Design
        • Advanced Node
        • Virtuoso RF Solution
        • Virtuoso System Design Platform
        • Legato Memory Solution
        • Legato Reliability Solution
    • IC Package Design and Analysis
      IC Package Design and Analysis Overview

      Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

      Overview Related Products A-Z

      Tools Categories
      • IC Package Design
        • Tools
        • SIP Layout
        • Allegro Package Designer
        • 3D Design Viewer
        • SiP Layout Advanced WLP Option
        • SiP Digital Architect
      • SI/PI Analysis Integrated Solution
        • Tools
        • Allegro Sigrity SI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity Package Assessment and Extraction Option
        • Allegro Sigrity PI Base
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Tools
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity Speed2000
        • Sigrity SystemSI
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity XtractIM
        • Sigrity XcitePI Extraction
      • Cross-Platform Co-Design and Analysis
        • Tools
        • OrbitIO Interconnect Designer
        • IO-SSO Analysis Suite
      • Flows
        • Flows
        • Cross-Substrate Interconnects
        • IC/Package/PCB Co-Design
        • InFO Packaging Technology
        • What's New in Sigrity Technology
        • Virtuoso System Design Platform
        • PDN Design
    • PCB Design and Analysis
      PCB Design and Analysis Overview

      Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

      Overview Related Products A-Z Service Bureaus

      Tools Categories
      • Design Authoring
        • Tools
        • Allegro Design Entry Capture/Capture CIS
        • Allegro Design Publisher
        • Allegro Design Authoring
        • Allegro FPGA System Planner
      • PCB Layout
        • Tools
        • Allegro PCB Designer
        • OrCAD PCB Designer
      • Library and Design Data Management
        • Tools
        • Allegro ECAD-MCAD Library Creator
        • Allegro EDM Solution
        • Allegro PCB Librarian
        • Allegro Pulse
      • Analog/Mixed-Signal Simulation
        • Tools
        • Allegro PSpice Simulator
        • OrCAD PSpice Designer
      • SI/PI Analysis Integrated Solution
        • Tools
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity SI Base
        • Allegro Sigrity PI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Tools
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity SystemSI
        • Sigrity Speed2000
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity PowerSI 3D EM Extraction Option
      • What's New in Allegro
        • Tools
        • Board Layout
        • Schematic Capture
        • Data Management
      • What's New in Sigrity
        • Tools
        • Sigrity 2018 Release
        • Sigrity Tech Tips
      • Flows
        • Flows
        • Multi-Board PCB System Design
        • Product Creation
        • ECAD/MCAD Co-Design
        • Allegro Right First-Time Design
        • IO-SSO Analysis Suite
        • 3D System Design Solutions
        • PDN Design
        • LPDDR4 Complete Solutions
        • Power Aware Signal Integrity Analysis
        • Interface-Aware Approach
        • Sigrity Serial Link Analysis
    • Tools A-Z
    • Resource Library
  • IP
    • IP Overview

      An open IP platform for you to customize your app-driven SoC design.

      More

    • Tensilica Processor IP
    • Interface IP
    • Denali Memory IP
    • Analog IP
    • Systems / Peripheral IP
    • Verification IP
  • 解决方案
    • Solutions Overview

      Comprehensive solutions and methodologies.

      More

    • Cadence Cloud
    • 3D-IC Design
    • 5G Systems and Subsystems
    • Advanced Node
    • Aerospace and Defense
    • Arm-Based Solutions
    • Automotive
    • FPGA Development
    • Low Power
    • Machine Learning
    • Mixed Signal
    • Photonics
  • 技術服務
    • Services Overview

      Helping you meet your broader business goals.

      More

    • Design Services
    • Training
    • Methodology Services
    • Virtual Integrated Computer Aided Design (VCAD)
  • 支援與培訓
    • Support
      Support Overview

      A global customer support infrastructure with around-the-clock help.

      More Support Log In

      • Support Process
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Computing Platform Support
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Customer Support Contacts
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

    • Cadence Academic Network
      CAN Overview

      The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.

      More

      • Academic Partnerships
        • Participate in CDNLive

          A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.

          Visit Now

        • Come & Meet Us @ Events

          A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.

          Visit Now

      • University Software Program
        • Americas University Software Program

          Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.

          Visit Now

        • EMEA University Software Program

          In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.

          Visit Now

      • University Recruiting
        • Apply Now For Jobs

          If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.

          Visit Now

        • Cadence is a Great Place to do great work

          Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.

          Visit Now

    • TRAINING CATEGORIES AND COURSES
    • Custom IC / Analog / RF Design
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Electrically-Aware Design
        • Featured Courses
        • High-Performance Simulation Using Spectre Simulators
        • Virtuoso Analog Design Environment
        • Quantus QRC Extraction Series
        • Spectre Accelerated Parallel Simulator
      • Infrastructure
        • Featured Courses
        • SKILL Language Programming
      • Layout Design and Verification
        • Featured Courses
        • Quantus QRC Extraction Series
        • Virtuoso Abstract Generator
        • Using Virtuoso Constraints Effectively
        • Virtuoso Layout Design Basics
      • Modeling
        • Featured Courses
        • Analog Modeling with Verilog-A
        • Mixed Signal Simulations Using AMS Designer
        • Mixed-Signal IP and Testbench Reuse
        • Virtuoso ADE Explorer Series
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • Languages and Methodologies
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
    • Digital Design and Signoff
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Block and Hierarchical Implementation
        • Featured Courses
        • Innovus Implementation System (Block)
        • Additional Courses
      • Equivalence Checking
        • Featured Courses
        • Conformal Low-Power Verification
        • Encounter Conformal ECO
        • Logic Equivalence Checking with Conformal EC
      • Silicon Signoff
        • Featured Courses
        • Tempus Signoff Timing Analysis and Closure
        • Voltus Power-Grid Analysis and Signoff
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • IC Package Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Cross-Platform Co-Design and Analysis
        • Featured Courses
        • SiP Layout
      • IC Package Design
        • Featured Courses
        • SiP Layout
      • SI/PI Analysis Integrated Solution
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • SI/PI Analysis Point Tools
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • PCB Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Design Authoring
        • Featured Courses
        • Allegro Design Entry HDL Front-to-Back Flow
      • PCB Layout
        • Featured Courses
        • Allegro High-Speed Constraint Management
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • System Design and Verification
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Planning and Management
        • Featured Courses
        • Incisive Comprehensive Coverage with IMC
      • Simulation, Testbench and Debug
        • Featured Courses
        • Incisive Simulation Performance Optimization
        • Indago Debug Analyzer App
        • Low-Power Simulation with IEEE Std 1801 UPF
      • SystemVerilog and UVM
        • Featured Courses
        • SystemVerilog for Verification
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

  • 社群討論
    • Blogs
      Blogs

      Exchange ideas, news, technical information, and best practices.

      All Blogs

      • Breakfast Bytes
      • Cadence Academic Network
      • Cadence on the Beat
      • Custom IC Design
      • Digital Implementation
      • Functional Verification
      • IC Packaging and SiP Design
      • The India Circuit
      • Insights on Culture
      • Silicon Signoff
      • Mixed-Signal Design
      • PCB Design
      • RF Design
      • Signal and Power Integrity (PCB/IC Packaging)
      • System Design and Verification
      • Tensilica, Design IP and Verification IP
      • Whiteboard Wednesdays
      • All Blog Categories
    • Technical Forums
      Technical Forums

      The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.

      All Forums

      • Custom IC Design
      • Custom IC SKILL
      • Digital Implementation
      • Functional Verification
      • Functional Verification Shared Code
      • Hardware/Software Co-Development Verification and Integration
      • High-Level Synthesis
      • IC Packaging and SiP Design
      • Logic Design
      • Mixed-Signal Design
      • PCB Design
      • PCB SKILL
      • RAVEL DRC Programming for IC Packaging and PCS
      • RF Design
      • All User Forums
    • General Topics Forums
      General Topics Forums

      It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.

      • Announcements
      • Feedback, Suggestions, and Questions
      • Jobs
  • 公司
    • 關於益華

      Cadence為提供系統設計工具、軟體、IP與服務的領導廠商。

      公司概要

    • System Design Enablement
    • 新聞中心
    • 最新活動
    • 人力資源
    • 企業文化
    • Environmental Sustainability
    • 管理團隊
    • 董事會
    • 公司治理
    • 投資者關系
    • 客戶證言
    • 聯繫我們
  • Login
  • Region
    • 美國
    • 中國
    • 日本
    • 韓國
    • 全球辦公室
  • Contact Us
Search
Menu

Share

  • Home
  •   :  
  • Tools
  •   :  
  • PCB Design and Analysis
  •   :  
  • PCB Design and Analysis Flows
  •   :  
  • Board Layout
  •   :  
  • Allegro PCB Editor

Allegro PCB Editor

  • Overview
  • News and Blogs
  • Support and Training
New Capabilities for Flex and Rigid-Flex Designs
  • Stack-up by zone for flex and rigid-flex designs 
    In the Allegro® PCB Editor 17.2-2016 release, multiple zones can be created using the new Cross-Section Editor to represent rigid-flex-rigid PCBs. A physical zone is used to map an area of the design to one of the stackups created in the Cross-Section Editor. Zones automatically include associated keep-outs and optional constraint regions and rooms. In-design rules coupled with this enhanced definition ensures that the design is correct by construction. An accurate definition of rigid-flex-rigid design can also be passed on to MCAD systems using IDX data exchange, eliminating unnecessary MCAD-ECAD iterations.

Image showing Cadence Allegro Rigid Flex capabilities in UI

  • In-design inter-layer checks for rigid-flex design
    Number of conductive and non-conductive layers on flex and rigid-flex designs are increasing as the fabrication industry is innovating to meet their customer’s needs. This explosion of different types of materials and associated rules that are imposed on designers are increasing the amount of work PCB designers have to do to leverage the advances in rigid-flex technology. The Allegro PCB Editor 17.2-2016 release introduces new in-design inter-layer checks that provide the ability to check geometries between two different layers. In typical PCB designs, various masks and surface finishes require verification of proper clearances and coverage. Rigid-flex designs not only have the same mask and surface finish requirements but the addition of bend areas, stiffeners, and so on, which require special clearances or overlaps of materials, spacing, and design features. These objects that are represented on different subclasses require verification between these layers, and this capability is now supported using the inter-layer checks capability. The inter-layer checks capability is a new DRC engine designed to check mask-layer-to-mask-layer geometry, as well as mask layer to surface metal. It allows checks for:
    • Coverlay to pad
    • Mask to pad
    • Precious metal to coverlay
    • Bend area/line to stiffener, component, pin, and via

    Image showing Cadence Allegro inter-layer checks for Rigid Flex capabilities

    The Allegro 17.2-2016 release introduces 12 new layers and 19 new surface finishes, and allows users to enable checks against these layers using user-defined clearances or user-specified overlaps. Once enabled, the checks provide feedback during the layout process to avoid design-verify-redesign iterations.

Image showing Cadence Allegro Rigid Flex Design Dialog in Allegro UI

  • Enhanced Contour and arc-aware routing 
    Enhanced Contour is a more efficient method to add routing during Add Connect by following an existing connect line or a route keep-in. This feature is an improvement over the legacy Contour feature by removing a continuous dialog popup, introducing a simple canvas-based two-state click use model and enabling Shove of existing connect lines. Transitions between the non-contoured and the contoured routing are smoothed for line or arc corners.

Screenshot of Cadence Allegro version control capabilities

Cross-Section Editor

In the Allegro PCB Designer 17.2-2016 release, the Cross-Section Editor has been redesigned leveraging the underlying spreadsheet technology found in Constraint Manager. It offers a one-stop shop for features that require the cross section for their setup, such as dynamic unused pad suppression and embedded component design.

The Cross-Section Editor has been enhanced to support multiple stackups for rigid-flex design, each capable of supporting conductor and non-conductor layers such as Soldermask and Coverlay. The Cross-Section Editor provides total thicknesses for each stackup in terms of accumulated conductor layers, as well as an option with mask-layer thicknesses included.

Other enhancements of the Cross-Section Editor include a graphical image of the stackup construct that is available in a dockable window. The stackup image includes functionality to reverse drill direction. Grid editing enhancements include functions to add layer pairs or a user-defined number of layers.

Image showing Allegro cross-section editor UI

Dynamic Concurrent Team Design

For dense PCB designs that have many constraints on critical signals—designs with high-speed interfaces or designs that have a limited area to route signals on—many designers can spend up to 70% of the overall design cycle on routing, tuning, and optimization of signals. The new Allegro dynamic concurrent team design capability focuses on shortening the largest portion of the PCB layout design cycle. It provides interactive etch-editing capabilities as well as unique Allegro TimingVision™, auto-interactive delay, and phase-tuning capabilities that have been proven to shorten the time needed to route advanced high-speed interfaces such as DDRx and PCI Express® (PCIe®) by up to 80 percent. 

Image showing concurrent team design features in Allegro

The new Allegro PCB Team Design Option provides dynamic concurrent PCB team design for multiple PCB designers to work on the same design at the same time without any set-up requirements. The new dynamic concurrent-team-design capability provides two use models—the informal mode and the structured mode. In the informal mode, any user can start editing the design using the dynamic concurrent mode, and other users can join or leave the session in progress as needed. A structured mode is set up on a server and all users that want to concurrently work on the same design can do so by connecting to that session, with the ability to join or leave the session at any time.

New Padstack Editor

In the Allegro 17.2-2016 release, a new Padstack Editor has been introduced to ease padstack creation through a new modern user interface. In addition to supporting new pad geometries, drill types, additional attributes, additional mask layers ability to define keep-outs within the padstack with complex geometries for all objects, the new capabilities allow PCB librarians to help PCB designers streamline the design process for complex padstacks, backdrill padstacks, and also the commonly used padstacks.

  • The new Padstack Designer is a modern, easy-to-use interface to build padstacks. It includes tabs for specific padstack features.
  • New Padstack Usage Types include Bond Finger, Die Pad, Tooling Hole, Mounting Hole, Fiducial, etc.
  • New Pad Geometries have been introduced that include Rounded Rectangle, Chamfered Rectangle, Donut, and n-Sided Polygon
  • New Drill Features include a new “Square hole” ability to define actual drill size or tool identification to be used to drill the hole before plating. In addition, slot tolerances are divided into two sets, X tolerance and Y tolerance.

Image showing new Cadence Allegro Pad Stack Editor

Expanded In-Design Rules for Backdrill Vias

With the Allegro 17.2-2016 release, many improvements have been made to the backdrill process to assist the PCB designer in managing the backdrill vias/padstacks, route around the backdrill vias/padstacks with accurate DRCs, and real-time feedback. Backdrill data is now stored in the library padstacks and utilized at the design level during the analysis and backdrill-generation process. Padstacks that do not have pre-defined backdrill information can be automatically updated at the design level by entering the backdrill criteria prior to running backdrill. All backdrill data is available on the individual pin/via objects displayed on the canvas or by simply querying the object using Show Element, and generating the Backdrill Legends and detailed Backdrill Report. In addition, the setup time for backdrill can now be improved as a result of algorithms designed to create intelligent layer pairs.

Image showing how to define rules for backdrill vias in Cadence Allegro environment

Image showing how to edit expanded design rules for backdrill vias in Cadence Allegro

Tabbed Routing

Shrinking pin pitches are forcing narrower than usual trace widths. Coupled with an increasing number of pins on BGAs, single-ended and differential pair signals have to meander through the pin fields, often with arcs. Pin fields on large-pin-count devices are by nature full of voids on the reference plane, making it harder to control impedance on critical signals. The result is a higher impedance than desired on critical signals. Tabbed routing is a new routing strategy in which trapezoidal shapes called tabs are added to parallel traces to control impedance in the pin-field/breakout region and crosstalk in the open-field region. This method enables longer trace lengths and use of smaller trace spacing. Tabbed routing is used for impedance control and to manage crosstalk in critical signals, enhancing signal quality and improving route channel utilization. The Allegro PCB Designer High-Speed Option enables tabbed Route Generation, Tab Count Validation, Tab Pitch Validation, Manage/Delete Tabs when traces are edited.

Image showing an example of designing tabbed routing in Cadence Allegro

Return Path Management Through Custom Via Structures

Allegro PCB High-Speed Option introduced six via structures for managing return path for critical differential signals during Add Connect in the Allegro 16.6-2015 release.

The Allegro 17.2-2016 release enhances the ability to add return path via structures during Add Connect by allowing users to use custom return path via structures. These via structures can be fine-tuned and verified using Sigrity technology, ensuring that right return path via structures are used in the design and shortening the time to verify that a design meets performance criteria for critical high-speed signals. 

The Create Via Structure feature allows you to create two types of via structures: standard and high speed. There is also an option available to automatically export an XML file, which can be used to import/export via structure definition in other PCB/SiP database and Sigrity technology.

  • Standard Via Structure: The Target Use Model is single net trace/via structure and fan-out.
  • High Speed Via Structure: The Target Use Model is differential pair via transitions with Return Path Vias and custom plane voids.

Image demonstrating how to view horizontal via structures in Cadence Allegro

Image showing an example of exml file structures as displayed in Cadence Allegro

Ease-of-Use Improvements in Allegro PCB Editor

In the Allegro 17.2-2016 release, several features have been enhanced to improve the ease of use of the Allegro PCB Editor. New enhancements include:

  • Visibility Pane with access to mask layers and zones: The Visibility Pane has been enhanced to allow designers access and control of layer content more quickly and more efficiently. Instead of a single stackup approach, the Visibility Pane now gives you quick access to easily configure and view different zone stackups.

Image showing how to choose color and visibility options in Cadence Allegro

  • Shape Edit Application Mode: The Shape Edit Application Mode is a tuned editing environment primarily designed to increase efficiency with shape boundary editing. This object-action environment simplifies the actions of sliding a shape edge, adding a notch or chamfering/rounding the corners.

Image showing how to set the shape edit mode in Cadence Allegro

  • Constraint Manager improvements:Many ease of use and productivity improvements have been made to the Allegro Constraint Manager, including:
    • Column Display Priority
    • Super Attribute ALL
    • Object Group Types
    • Hierarchical Layer Support
    • Alternate Rows Background Color
    • Constraints Grouping in Spacing and Same Net Spacing Domains
    • Show Group Members
    • Improved Constraint Difference Report UI
    • Drag and Drop Group Membership
Image showing improvements in the Cadence Allegro Constraint Manager interface

REQUEST A DEMO

Explore rigid-flex features of Allegro PCB Editor where you can create multiple zones using the Cross-Section Editor to represent rigid-flex-rigid PCBs and stack-up by zone for faster, easier definition of stack ups and improved MCAD-ECAD co-design

  • Related Products

    • Allegro PCB Designer
News ReleasesVIEW ALL
  • Cadence DesignTrue DFM Ecosystem Connects Manufacturers with Customers to Ensure PCB Design Manufacturability Early in the Design Process 09/04/2018

  • Cadence Sigrity 2018 Release Accelerates PCB Design Cycles by Integrating 3D Design and 3D Analysis 07/19/2018

  • New Cadence Allegro PCB DesignTrue DFM Technology Accelerates New Product Development and Introduction Process 09/12/2017

  • New Cadence Virtuoso System Design Platform Provides Seamless Design Flow Between IC, Package and Board 05/30/2017

  • New Cadence Allegro Platform Accelerates Design of Compact, High-Performance Products Using Flex and Rigid-Flex Technologies 05/02/2016

BlogsVIEW ALL
Support

Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview

Cadence Online Support

  • Details about online support Learn more
  • Have an account already?Log in
  • New to support?Sign up
  • Online support overview Link to video

Customer Support

Support Process

Software Downloads

Computing Platform Support

University Software Program

Customer Support Contacts

Training

Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview

Course Delivery Methods

Instructor-Led Training

Online Training

Regional Training Information

China

Europe, Middle East, and Africa

India

Japan

Korea

North America

Singapore

Taiwan

  • Tools
  • System Design and Verification
    Digital Design and Signoff
    Custom IC / Analog / RF Design
    IC Package Design and Analysis
    PCB Design and Analysis
    Tools A-Z
  • IP
  • Tensilica Processors
    Interface IP
    Denali Memory IP
    Analog IP
    Systems/Peripheral IP
    Verification IP
  • Support
  • Online Support
    Training
    Software Downloads
    University Software Program
    Resource Library
  • News
  • Press Releases
    Newsroom
    Blogs
    Forums
  • Company
  • Cadence Overview
    Investor Relations
    Alliances
    Executive Team
    Events
    Careers
A Great Place to Do Great Work!

Fourth year on the FORTUNE 100 list

Our Culture
Join the Team
  • Contact Us
  • General Inquiry
    Customer Support
    Media Relations
    Global Office Locator
Subscribe to Monthly Newsletter

Email *

Please confirm to enroll for subscription!

Thank you for subscribing. You will get an email to confirm your subscription.

  • Terms of Use
  • Privacy Policy
  • US Trademarks
  • © 2019 Cadence Design Systems, Inc. All Rights Reserved.

Connect with Us