Home
  • 開發工具
    • System Design and Verification
      System Design and Verification Overview

      Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

      Verification Suite Related Products A-Z

      Tools Categories
      • Debug Analysis
        • Tools
        • Indago Debug Platform
        • Indago Debug Analyzer App
        • Indago Embedded Software Debug App
        • Indago Protocol Debug App
        • Indago Portable Stimulus Debug App
        • SimVision Debug
      • Emulation
        • Tools
        • Palladium Z1 Enterprise Emulation System
        • Palladium XP Series
        • Palladium Dynamic Power Analysis
        • Palladium Hybrid
        • SpeedBridge Adapters
        • Emulation Development Kit
        • Virtual JTAG Debug Interface
        • Accelerated VIP
        • QuickCycles Services
        • VirtualBridge Adapters
      • Formal and Static Verification
        • Tools
        • JasperGold Formal Verification Platform (Apps)
        • Assertion-Based Verification IP
        • Incisive Formal Verification Platform
      • FPGA-Based Prototyping
        • Tools
        • Protium S1 FPGA-Based Prototyping Platform
        • Protium FPGA-Based Prototyping
        • SpeedBridge Adapters
      • Planning and Management
        • Tools
        • vManager Metric-Driven Signoff Platform
      • Simulation and Testbench
        • Tools
        • Xcelium Parallel Simulator
        • Incisive Enterprise Simulator
        • Incisive Functional Safety Simulator
        • Incisive Specman Elite
      • Software-Driven Verification
        • Tools
        • Perspec System Verifier
        • Indago Portable Stimulus Debug App
        • Indago Embedded Software Debug App
        • Virtual System Platform
      • Verification IP
        • Tools
        • Accelerated Verification IP
        • Assertion-Based VIP
        • Verification IP
      • Flows
        • Flows
        • Verification Solution for ARM-Based Designs
        • Automotive Functional Safety
        • Metric-Driven Verification Signoff
        • Mixed-Signal Verification
        • Power-Aware Verification Methodology
    • Digital Design and Signoff
      Digital Design and Signoff Overview

      Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

      Full-Flow Digital Solution Related Products A-Z

      Tools Categories
      • Block Implementation
        • Tools
        • Innovus Implementation System
        • First Encounter Design Exploration and Prototyping
      • Equivalence Checking
        • Tools
        • Conformal Equivalence Checker
        • Conformal Smart LEC
      • Functional ECO
        • Tools
        • Conformal ECO Designer
      • Hierarchical Design and Floorplanning
        • Tools
        • Innovus Implementation System
        • First Encounter Design Exploration and Prototyping
      • Low-Power Validation
        • Tools
        • Conformal Low Power
      • Synthesis
        • Tools
        • Stratus High-Level Synthesis
        • Genus Synthesis Solution
      • Power Analysis
        • Tools
        • Joules RTL Power Solution
      • SDC and CDC Validation
        • Tools
        • Conformal Constraint Designer
      • Silicon Signoff
        • Tools
        • Pegasus Verification System
        • Quantus Extraction Solution
        • Tempus Timing Signoff Solution
        • Assura Physical Verification
        • Physical Verification System
        • CMP Predictor
        • MaskCompose Reticle and Wafer Synthesis
        • QuickView Signoff Data Analysis
        • LDE Electrical Analyzer
        • Process Proximity
        • Pattern Analysis
        • Litho Physical Analyzer
        • Voltus IC Power Integrity Solution
        • Voltus-Fi Custom Power Integrity Solution
      • Test
        • Tools
        • Modus DFT Software Solution
      • Flows
        • Flows
        • 3D-IC
        • Advanced Node
        • ARM-Based Designs
        • Low Power
        • Mixed Signal
    • Custom IC / Analog / RF Design
      Custom IC / Analog/ RF Design Overview

      Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

      Overview Related Products A-Z

      Tools Categories
      • Library Characterization
        • Tools
        • Virtuoso Liberate Characterization Solution
        • Virtuoso Variety Statistical Characterization
        • Virtuoso Liberate LV Library Validation Solution
        • Virtuoso Liberate MX Memory Characterization Solution
        • Virtuoso Liberate AMS Mixed-Signal Characterization Solution
        • Spectre Accelerated Parallel Simulator
      • Circuit Design
        • Tools
        • What's New in Virtuoso
        • Virtuoso Analog Design Environment
        • Virtuoso Schematic Editor
        • Virtuoso Variation Option
        • Virtuoso ADE Product Suite
        • Virtuoso ADE Explorer
        • Virtuoso ADE Assembler
        • Virtuoso ADE Verifier
      • Circuit Simulation
        • Tools
        • Spectre Circuit Simulator
        • Spectre eXtensive Partitioning Simulator
        • Spectre RF Option
        • Spectre AMS Designer
        • Spectre Accelerated Parallel Simulator
      • Electrically Aware Design
        • Tools
        • Virtuoso Schematic Editor
        • Virtuoso Analog Design Environment
        • Virtuoso Layout Suite EAD
        • Virtuoso Digital Implementation
        • Voltus IC Power Integrity Solution
      • Layout Design
        • Tools
        • What's New in Virtuoso
        • Virtuoso Space-Based Router
        • Virtuoso Layout Suite
        • Virtuoso Layout Suite EAD
      • Layout Verification
        • Tools
        • Virtuoso DFM
        • Physical Verification System
        • Virtuoso Integrated Physical Verification System
      • RF Design
        • Tools
        • Virtuoso Visualization and Analysis
        • Quantus Extraction Solution
        • Virtuoso Schematic Editor
        • Virtuoso Analog Design Environment
        • Spectre Accelerated Parallel Simulator
        • Spectre RF Option
      • Variation-Aware Design
        • Tools
        • Spectre Accelerated Parallel Simulator
        • Spectre Circuit Simulator
        • Spectre Extensive Partitioning Simulator
        • Virtuoso ADE Assembler
        • Virtuoso Variation Option
      • Modeling
        • Tools
        • Virtuoso Schematic Editor
        • Virtuoso Analog Design Environment
        • Virtuoso AMS Designer
      • Flows
        • Flows
        • Library Characterization
        • Circuit Design
        • Electrically Aware Design
        • Advanced Node
        • Virtuoso System Design Platform
        • Legato Memory Solution
    • IC Package Design and Analysis
      IC Package Design and Analysis Overview

      Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

      Overview Related Products A-Z

      Tools Categories
      • IC Package Design
        • Tools
        • SIP Layout
        • Allegro Package Designer
        • 3D Design Viewer
        • SiP Layout Advanced WLP Option
        • SiP Digital Architect
      • SI/PI Analysis Integrated Solution
        • Tools
        • Allegro Sigrity SI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity Package Assessment and Extraction Option
        • Allegro Sigrity PI Base
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Tools
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity Speed2000
        • Sigrity SystemSI
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity XtractIM
        • Sigrity XcitePI Extraction
      • Cross-Platform Co-Design and Analysis
        • Tools
        • OrbitIO Interconnect Designer
        • IO-SSO Analysis Suite
      • Flows
        • Flows
        • Cross-Substrate Interconnects
        • IC/Package/PCB Co-Design
        • InFO Packaging Technology
        • What's New in Sigrity Technology
        • Virtuoso System Design Platform
        • PDN Design
    • PCB Design and Analysis
      PCB Design and Analysis Overview

      Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

      Overview Related Products A-Z Service Bureaus

      Tools Categories
      • Design Authoring
        • Tools
        • Allegro Design Entry Capture/Capture CIS
        • Allegro Design Publisher
        • Allegro Design Authoring
        • Allegro FPGA System Planner
      • PCB Layout
        • Tools
        • Allegro PCB Designer
        • OrCAD PCB Designer
      • Library and Design Data Management
        • Tools
        • Allegro ECAD-MCAD Library Creator
        • Allegro EDM Solution
        • Allegro PCB Librarian
        • Allegro Pulse
      • Analog/Mixed-Signal Simulation
        • Tools
        • Allegro PSpice Simulator
        • OrCAD PSpice Designer
      • SI/PI Analysis Integrated Solution
        • Tools
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity SI Base
        • Allegro Sigrity PI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Tools
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity SystemSI
        • Sigrity Speed2000
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity PowerSI 3D EM Extraction Option
      • Flows
        • Flows
        • What's New in Allegro
        • What's New in Sigrity
        • Product Creation
        • ECAD/MCAD Co-Design
        • IO-SSO Analysis Suite
        • PDN Design
        • LPDDR4 Complete Solutions
        • Power Aware Signal Integrity Analysis
        • Interface-Aware Approach
        • Sigrity Serial Link Analysis
    • Tools A-Z
    • Resource Library
  • IP
    • IP Overview

      An open IP platform for you to customize your app-driven SoC design.

      More

    • Tensilica Processor IP
    • Interface IP
    • Denali Memory IP
    • Analog IP
    • Systems / Peripheral IP
    • Verification IP
  • 解决方案
    • Solutions Overview

      Comprehensive solutions and methodologies.

      More

    • 3D-IC Design
    • Advanced Node
    • Automotive
    • Low Power
    • Mixed Signal
    • Photonics
    • Arm-Based Solutions
    • Aerospace and Defense
  • 技術服務
    • Services Overview

      Helping you meet your broader business goals.

      More

    • Design Services
    • Training
    • Hosted Design Solutions
    • Methodology Services
    • Virtual Integrated Computer Aided Design (VCAD)
  • 支援與培訓
    • Support
      Support Overview

      A global customer support infrastructure with around-the-clock help.

      More Support Log In

      • Support Process
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Computing Platform Support
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Customer Support Contacts
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

    • Cadence Academic Network
      CAN Overview

      The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.

      More

      • Academic Partnerships
        • Participate in CDNLive

          A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.

          Visit Now

        • Come & Meet Us @ Events

          A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.

          Visit Now

      • University Software Program
        • Americas University Software Program

          Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.

          Visit Now

        • EMEA University Software Program

          In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.

          Visit Now

      • University Recruiting
        • Apply Now For Jobs

          If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.

          Visit Now

        • Cadence is a Great Place to do great work

          Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.

          Visit Now

    • TRAINING CATEGORIES AND COURSES
    • Custom IC / Analog / RF Design
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Electrically-Aware Design
        • Featured Courses
        • Virtuoso Analog Design Environment
      • Infrastructure
        • Featured Courses
        • SKILL Language Programming
      • Layout Design and Verification
        • Featured Courses
        • Quantus QRC Extraction Series
        • Virtuoso Abstract Generator
        • Virtuoso Layout Design Basics
      • Modeling
        • Featured Courses
        • Analog Modeling with Verilog-A
      • RF Design
        • Featured Courses
        • Spectre Accelerated Parallel Simulator
        • Spectre RF Analysis using Harmonic Balance
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • Languages and Methodologies
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
    • Digital Design and Signoff
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Block and Hierarchical Implementation
        • Featured Courses
        • Innovus Implementation System (Block)
        • Additional Courses
      • Equivalence Checking
        • Featured Courses
        • Conformal Low-Power Verification
        • Encounter Conformal ECO
        • Logic Equivalence Checking with Conformal EC
        • Logic Equivalence Checking with Encounter Conformal EC
        • Low-Power Verification with Encounter Conformal
      • Silicon Signoff
        • Featured Courses
        • Tempus Signoff Timing Analysis and Closure
        • Voltus Power-Grid Analysis and Signoff
      • Synthesis
      • Test
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • IC Package Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Cross-Platform Co-Design and Analysis
        • Featured Courses
        • SiP Layout
      • IC Package Design
        • Featured Courses
        • SiP Layout
      • SI/PI Analysis Integrated Solution
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • SI/PI Analysis Point Tools
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • PCB Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Design Authoring
        • Featured Courses
        • Allegro Design Entry HDL Front-to-Back Flow
      • PCB Layout
        • Featured Courses
        • Allegro High-Speed Constraint Management
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • System Design and Verification
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Planning and Management
        • Featured Courses
        • Incisive Comprehensive Coverage with IMC
        • Metric Driven Verification using Incisive vManager
      • Simulation, Testbench and Debug
        • Featured Courses
        • Incisive Functional Safety Simulator
        • Incisive Simulation Performance Optimization
        • Indago Debug Analyzer App
        • Low-Power Simulation with IEEE Std 1801 UPF
        • Xcelium Simulator
        • Xcelium Integrated Coverage
      • SystemVerilog and UVM
        • Featured Courses
        • SystemVerilog for Verification
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

  • 社群討論
    • Blogs
      Blogs

      Exchange ideas, news, technical information, and best practices.

      All Blogs

      • Breakfast Bytes
      • Cadence Academic Network
      • Cadence on the Beat
      • Custom IC Design
      • Digital Implementation
      • Functional Verification
      • IC Packaging and SiP Design
      • The India Circuit
      • Insights on Culture
      • Silicon Signoff
      • Mixed-Signal Design
      • PCB Design
      • RF Design
      • Signal and Power Integrity (PCB/IC Packaging)
      • System Design and Verification
      • Tensilica, Design IP and Verification IP
      • Whiteboard Wednesdays
      • All Blog Categories
    • Technical Forums
      Technical Forums

      The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.

      All Forums

      • Custom IC Design
      • Custom IC SKILL
      • Design IP
      • Digital Implementation
      • Functional Verification
      • Functional Verification Shared Code
      • Hardware/Software Co-Development Verification and Integration
      • High-Level Synthesis
      • IC Packaging and SiP Design
      • Logic Design
      • Mixed-Signal Design
      • PCB Design
      • PCB SKILL
      • RAVEL DRC Programming for IC Packaging and PCS
      • RF Design
      • All User Forums
    • General Topics Forums
      General Topics Forums

      It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.

      • Announcements
      • Feedback, Suggestions, and Questions
      • Jobs
  • 公司
    • 關於益華

      Cadence為提供系統設計工具、軟體、IP與服務的領導廠商。

      公司概要

    • System Design Enablement
    • 新聞中心
    • 最新活動
    • 人力資源
    • 企業文化
    • 管理團隊
    • 董事會
    • 公司治理
    • 投資者關系
    • 客戶證言
    • 聯繫我們
  • Login
  • Contact Us
  • Share
Search
Menu

Share

  • Home
  •   :  
  • Tools
  •   :  
  • Digital Design and Signoff
  •   :  
  • Test
  •   :  
  • Cadence Modus DFT Software Solution

Cadence Modus DFT Software Solution

Reduces test time without impact on design size or fault coverage

Modus DFT Software Solution Datasheet

Modus DFT Software Solution Tech Brief

  • Overview
  • Videos
  • News and Blogs
  • Customers
  • Support and Training

Key Benefits

  • Up to 3X reduction in test time, without impact on design size or fault coverage
  • Up to 2.6X reduction in compression logic wirelength—resolves routing congestion issues due to traditional scan compression logic
  • Natively integrated with the Genus Synthesis Solution
  • RTL insertion of key DFT structures
  • ISO 26262 – Certified "Fit for Purpose - Tool Confidence Level 1 (TCL1)"

Concerned about your test costs? Reduce your SoC test time by up to 3X with the Cadence® Modus™ DFT Software Solution. Introducing a new patented 2D Elastic Compression architecture, this next-generation tool enables compression ratios beyond 400X without impacting design size or routing. With a complete suite of industry-standard capabilities for memory BIST, logic BIST, testpoint insertion, and diagnostics, the solution can help you reduce your production test costs and increase silicon profit margins. 

Key Features

The 2D Elastic Compression architecture in the Cadence Modus DFT Software Solution consists of:

  • Modus 2D Compression: XOR compression logic forms a physically aware 2D grid across the chip floorplan, enabling higher compression ratios with reduced wirelength. At 100X compression ratios, wirelength for 2D compression can be up to 2.6X smaller than current industry scan compression architectures.
  • Modus Elastic Compression: Registers embedded in the decompression logic enable fault coverage to be maintained at compression ratios beyond 400X by controlling care bits sequentially across multiple scan cycles during ATPG.
  • Integration with Synthesis and Implementation Flows: All Cadence Modus DFT logic insertion is natively integrated within the Genus™ Synthesis Solution cockpit. The solution’s Modus ATPG component also shares a common Tcl scripting and debug language with the Genus Synthesis Solution, the Innovus™ Implementation System, and the Tempus™ Timing Signoff Solution, streamlining flow development and simplifying user training across a complete Cadence digital flow.
  • Embedded Memory Bus Support: Integrate seamlessly with macro interface for at-speed PMBIST across multiple embedded memories in an IP core and support for Arm® MBIST interface. New programmable test algorithms for FinFET SRAMs and automotive safety applications are also included with this feature.

What’s in the Solution?

In addition to Modus 2D Compression and Modus Elastic Compression, the Cadence Modus DFT Software Solution encompasses:

  • Modus DFT: Natively integrated with the Genus Synthesis Solution, inserts full-chip test logic including full scan, boundary scan, XOR compression, 2D Elastic Compression, X-masking, PMBIST with repair, shared test access bus, LBIST, on-chip clock controller, power test access module, JTAG controller, IJTAG, and IEEE 1500. SDC constraints for test modes and Modus ATPG run scripts are automatically generated for further ease of use.
  • Modus ATPG: Static and delay fault test pattern generation, low-power test pattern generation with scan and capture toggle count limits, and distributed test pattern generation with near-linear runtime scalability across multiple machines and CPUs.
  • Modus Diagnostics: Single- and multi-die volume diagnostics, with physical defect location callout and root-cause analysis for logic gates and memories.

REQUEST A DEMO

Reduce Test Time and Compression Wirelength

  • Related Products

    • Conformal Equivalence Checker
    • Incisive Enterprise Simulator
    • Tempus Timing Signoff Solution
    • Genus Synthesis Solution
    • Innovus Implementation System
  • Related Links

    • ISO 26262 TCL Compliance
Videos

How New DFT Solution Trims Test Time for Digital Logic

How to Overcome Challenges of Rising Compression Ratios in Digital Designs

How You Can Drive Down Digital Logic Test Time

GLOBALFOUNDRIES ASIC Design Team Validates Hierarchical Test Architecture using Cadence Test Solution

News ReleasesVIEW ALL
  • Cadence Achieves TÜV SÜD’s First Comprehensive “Fit for Purpose - TCL1” Certification in Support of Automotive ISO 26262 Standard 10/11/2017

  • Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface 11/14/2016

  • Cadence Delivers Industry’s First Comprehensive TCL1 Documentation to Support Automotive ISO 26262 Standard 10/26/2016

  • Cadence Enables Accelerated Implementation and Signoff of New ARM Cortex-M23 and Cortex-M33 Processors 10/25/2016

  • Cadence Reference Flow with Digital and Signoff Tools Certified on Samsung’s 10nm Process Technology 10/24/2016

BlogsVIEW ALL
Customers

The Modus Test Solution demonstrated a 3.6X reduction in test time on a customer networking chip without impacting design routability or fault coverage. This technology definitely reduces production test costs.

Sue Bentlage, Director, ASIC Design and Methodology, GLOBALFOUNDRIES

Read More or View All Customers

Minimizing the cost of test is crucial in high-volume, price-sensitive markets like embedded processing. The Modus Test Solution is showing a 1.7X reduction in digital test time on one of our largest and most complex embedded processor chips.

Roger Peters, MCU Silicon Development, Texas Instruments

Read More or View All Customers

With the Modus Test Solution, we achieved an impressive 2.6X reduction in compression wirelength and a 2X reduction in scan time. The reduction in compression logic wirelength enabled us to address a key challenge for design closure.

Alan Nakamoto, Vice President, Engineering Services, Microsemi Corp.

Read More or View All Customers

Test time has a significant impact on semiconductor product costs and production capacity, so reducing test time is important. We have seen the Modus Test Solution achieve a 2X reduction in test time without impacting fault coverage or die size.

Chris Malkin, Baseband IC Manager, Sequans

Read More or View All Customers

Support

Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview

Cadence Online Support

  • Details about online support Learn more
  • Have an account already?Log in
  • New to support?Sign up
  • Online support overview Link to video

Customer Support

Support Process

Software Downloads

Computing Platform Support

University Software Program

Customer Support Contacts

Training

Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview

Course Delivery Methods

Instructor-Led Training

Online Training

Regional Training Information

China

Europe, Middle East, and Africa

India

Japan

Korea

North America

Singapore

Taiwan

  • Tools
  • System Design and Verification
    Digital Design and Signoff
    Custom IC / Analog / RF Design
    IC Package Design and Analysis
    PCB Design and Analysis
    Tools A-Z
  • IP
  • Tensilica Processors
    Interface IP
    Denali Memory IP
    Analog IP
    Systems/Peripheral IP
    Verification IP
  • Support
  • Online Support
    Training
    Software Downloads
    University Software Program
    Resource Library
  • News
  • Press Releases
    Newsroom
    Blogs
    Forums
  • Company
  • Cadence Overview
    Investor Relations
    Alliances
    Executive Team
    Events
    Careers
  • Contact Us
  • General Inquiry
    Customer Support
    Media Relations
    Global Office Locator

Thank you for subscribing. You will get an email to confirm your subscription.

  • Worldwide
    • North America
    • China
    • Japan
    • Korea
    • Global Office Locator
  • Terms of Use
  • Privacy Policy
  • US Trademarks
  • © 2018 Cadence Design Systems, Inc. All Rights Reserved.

Connect with Us