Filter Results:
- System Design and Verification (13)
- Power-Aware Verification Methodology (13)
- Flows SDV (12)
- Palladium XP Series (4)
- Incisive Enterprise Simulator (4)
- Conformal Low Power (3)
- Palladium Dynamic Power Analysis (3)
- Metric-Driven Verification Signoff (3)
- Formal and Static Verification (3)
- JaperGold Verification Platform (3)
- Simulation and Testbench Verification (3)
- Virtuoso AMS Designer (2)
- Circuit Design (2)
- Digital Design and Signoff (2)
- Innovus Implementation System (2)
- Flows (2)
- Low Power Validation (2)
- Acceleration and Emulation (2)
- Virtuoso ADE Explorer (1)
- Virtuoso ADE Product Suite (1)
- Virtuoso ADE Verifier (1)
- Virtuoso Analog Design Environment (1)
- Virtuoso Schematic Editor (1)
- Circuit Simulation (1)
- AMS Designer (1)
- Spectre Accelerated Parallel Simulator (1)
- Spectre Circuit Simulator (1)
- Spectre RF Simulation (1)
- Virtuoso Layout Suite (1)
- Layout Verification (1)
- RF Design (1)
- Block Implementation (1)
- Low Power (1)
- Genus Synthesis Solution (1)
- Quantus QRC Extraction (1)
- Tempus Timing Signoff Solution (1)
- Voltus IC Power Integrity Solution (1)
- Palladium Z1 Series (1)
- Debug Analysis (1)
- SimVision (1)
- Voltus-Fi Custom Power Integrity Solution (1)
- Incisive Formal Verification Platform (1)
- Incisive vManager Solution (1)
- Custom IC - Analog - RF Design (1)
- Virtuoso ADE Assembler (1)
- Software-driven Verification (1)
|
26 Result(s) Found
|
UVM methodology based Verification Environment for Imaging IPs/SoCsAbhishek Jain, Technical Manager at STMicroelectronics, talks about working with the Cadence Incisive Verification Solution to deploy a UVM multi-language, low-power verification methodology resulting in e...
23 Jun 2016
|
MediaTek Gets High-Quality Smart Devices to Market Quickly with Palladium PlatformIn this video, Andrew Chang, MediaTek corporate vice president, talks about the challenges in creating today's smart devices—complexity, the push for higher performance, and the need for lower power. Chang...
15 Jun 2016
|
Developing 4G Wireless Designs with Cadence CPF-Driven Low-Power SolutionAntoine Dejonghe, Green Radio Program Manager at imec, highlights the use of the Cadence CPF-Driven Advanced Low-Power Solution that accelerates the company's next generation 4G wireless designs.
15 Jun 2016
|
5 Steps to Your First Power Shut-off (PSO) Verification
15 Jun 2016
|
6 Must Know Tips to Optimize LPDDR and Wide I/O Performance
22 Aug 2015
|
System Level Low Power Verification Using Palladium and CPF
15 Jun 2016
|
Augmenting Simulation Via Low-Power Verification Methodologies with EmulationJoin Cadence at 9:00am PST on Wednesday, December 11, 2013, for an informative webinar on two methodologies to migrate low-power verification from simulation to emulation.
21 Jul 2016
|
Plan-Driven Low-Power Verification and Debugging at STMicroelectronicsMohit Jain from STMicroelectronics applied Cadence® Incisive® Enterprise Simulator and SimVision debug capabilities for IEEE 1801 / UPF low-power verification to a low-power demonstrator in preparation for...
15 Jun 2016
|
Low Power Verification USING CPF/IEEE 1801 and Application of Formal Verification at Chip Level
15 Jun 2016
|
Detecting System-Level Corner Cases During Low-Power SoC VerificationAbhinav Nawal from Freescale stepped above the traditional directed test approach for (Common Power Format) CPF low-power verification. He used Cadence® Incisive® Enterprise Manager, Incisive Enterprise Si...
15 Jun 2016
|
|
Display:
|