Filter Results:
- System Design and Verification (264)
- Digital Design and Signoff (138)
- Custom IC - Analog - RF Design (138)
- PCB Design and Analysis (133)
- Simulation and Testbench Verification (63)
- Palladium XP Series (62)
- IC Package Design and Analysis (55)
- Innovus Implementation System (53)
- Incisive Enterprise Simulator (50)
- Silicon Signoff (47)
- Incisive Specman Elite (47)
- Palladium Z1 Series (45)
- Tempus Timing Signoff Solution (41)
- Acceleration and Emulation (39)
- Quantus QRC Extraction (38)
- PCB Layout (37)
- Protium FPGA-Based Prototyping Platform (35)
- Circuit Design (35)
- Formal and Static Verification (34)
- Incisive vManager Solution (34)
- Allegro PCB Designer (33)
- Sigrity SystemSI (32)
- Virtuoso Layout Suite (32)
- Block Implementation (29)
- Voltus IC Power Integrity Solution (29)
- SI PI Analysis Integrated Solution (28)
- Library Characterization (27)
- Virtuoso Analog Design Environment (27)
- SI PI Analysis integrated solution (26)
- Virtuoso ADE Product Suite (26)
- SpeedBridge Adapters (26)
- Synthesis (25)
- Genus Synthesis Solution (25)
- Flows SDV (25)
- Circuit Simulation (24)
- Sigrity PowerSI (24)
- Virtuoso Liberate MX (23)
- Perspec System Verifier (22)
- JaperGold Verification Platform (22)
- Virtuoso Liberate AMS (21)
- Sigrity SPEED2000 (21)
- Modus Test Solution (21)
|
3,900 Result(s) Found
|
Cadence Audit Committee CharterCadence Audit Committee Charter
136 KB
|
全新Cadence Tensilica Vision Q7 DSP IP倍增汽車、AR/VR、行動與監控市場視覺與AI效能全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.)宣佈其Tensilica® Vision DSP產品系列推出高端生力軍Cadence® Tensilica Vision Q7 DSP，運算能力可達每秒1.82兆次 (TOPS … 為滿足嵌入式視覺與AI應用上持續提高的運算需求，第六代Vision Q7 DSP在面積不變 …
18 May 2019
|
Cadence Palladium and Protium Platforms Enable Innovium to Accelerate First-Pass Silicon Success for the Data Center MarketCadence today announced that Innovium has adopted the Palladium Z1 Enterprise Emulation Platform and the Protium S1 FPGA-Based Prototyping Platform to achieve first-pass silicon success on its high-perfor...
16 May 2019
|
Addendum to the Order Academic Use Software Terms and ConditionsAddendum to the Order
Academic Use Software Terms and Conditions
Upon mutual execution of this Order, the terms and conditions referenced in this Order (“Terms”) shall be …
30 KB
|
Online Emulation Cloud Solution Terms v.2 2019-Mar-05EMULATION CLOUD SOLUTION
TERMS AND CONDITIONS … “Customer” refers to the person or entity that enters into the Order with Cadence … For an Order entered into by a
Cadence Affiliate …
158 KB
|
Cadence Announces Broad Next-Generation Memory Standard Support in Samsung Foundry’s Advanced Process TechnologiesCadence announced broad support for memory technologies across a range of Samsung Foundry's advanced process technologies targeting high-bandwidth applications.
14 May 2019
|
Cadence Tapes Out 112G Long-Reach SerDes IP on Samsung Foundry’s 7LPP Process TechnologyCadence today announced the tapeout of 112G long-reach SerDes IP on Samsung Foundry’s 7nm Low Power Plus (7LPP) process technology.
14 May 2019
|
GlobalFoundries Expert Insights: Aging Analysis for IoT and Automotive ApplicationsThe growing automotive and IoT markets demand high performance and reliability, making aging a critical consideration for design engineers. GlobalFoundries’ Siddharth Sawant shares insights on the aging me...
13 May 2019
|
Cadence Custom/AMS Flow Certified for Samsung 28nm FD-SOI Process TechnologyCadence today announced that its custom and analog/mixed-signal (AMS) IC design flow has achieved certification for Samsung Foundry’s 28nm FD-SOI (28FDS) process technology.
13 May 2019
|
Cadence推出智慧型JasperGold形式化驗證平台Cadence推出智慧型JasperGold形式化驗證平台 … 有關全新JasperGold形式化驗證平台詳情，請見 http://www.cadence.com/go/smartjasper … 智慧型證明(Smart Proof)技術 … 全新JasperGold平台在持續的證明與求解器演算法及協作改良上達成了最新進展，平台包含用以改善JasperGold所有App驗...
10 May 2019
|
|
Display:
|