Filter Results:
- System Design and Verification (245)
- Custom IC - Analog - RF Design (135)
- Digital Design and Signoff (133)
- PCB Design and Analysis (126)
- Palladium XP Series (62)
- IC Package Design and Analysis (53)
- Simulation and Testbench Verification (52)
- Silicon Signoff (52)
- Innovus Implementation System (50)
- Incisive Enterprise Simulator (49)
- Palladium Z1 Series (43)
- Quantus QRC Extraction (42)
- Tempus Timing Signoff Solution (38)
- Acceleration and Emulation (37)
- PCB Layout (37)
- Protium FPGA-Based Prototyping Platform (35)
- Incisive Specman Elite (35)
- Formal and Static Verification (34)
- Circuit Design (34)
- Incisive vManager Solution (34)
- Allegro PCB Designer (32)
- Sigrity SystemSI (31)
- Virtuoso Layout Suite (29)
- SI PI Analysis Integrated Solution (28)
- Block Implementation (27)
- Virtuoso Analog Design Environment (27)
- SpeedBridge Adapters (26)
- Voltus IC Power Integrity Solution (26)
- Library Characterization (26)
- Flows SDV (25)
- Synthesis (25)
- Virtuoso ADE Product Suite (25)
- Circuit Simulation (24)
- Sigrity PowerSI (24)
- Genus Synthesis Solution (24)
- Virtuoso Liberate MX (23)
- SI PI Analysis integrated solution (23)
- JaperGold Verification Platform (22)
- Virtuoso ADE Assembler (21)
- Sigrity SPEED2000 (21)
- Virtuoso Liberate AMS (21)
- Product Creation (21)
|
3,750 Result(s) Found
|
From TensorFlow to RTL in Three MonthsHear how in only three months Ph. D student Myung-Seok Shim was able to learn how to take a TensorFlow machine learning model for image recognition to RTL using Stratus High-Level Synthesis.
19 Nov 2018
|
Master Learning MapsCadence Training Services learning maps provide a comprehensive visual overview of the learning
opportunities for Cadence customers … They provide recommended course flows as well …
708 KB
|
Team Source Your PCB Layout - Hassle Free Real-Time Team DesignShow, share, and collaborate on your most complex PCB designs in real-time, without setting up a dedicated server. Allegro® PCB Symphony™ Team Design Option is the easiest way to collaborate on your design...
15 Nov 2018
|
Allegro PCB Symphony Team Design 17.2 ReleaseAllegro® PCB Symphony™ Team Design provides dynamic concurrent PCB team design for multiple PCB designers to work on the same design at the same time without any set-up requirements.
15 Nov 2018
|
Three Key Points About Innovus Implementation SystemAnirudh Devgan, Sr. Vice President of Cadence's Digital & Signoff Group, shares the news about the company's new digital design implementation tool. With Innovus™ Implementation System, engineers can meet ...
15 Nov 2018
|
Designing an automotive graphics display controller with Stratus HLSIn this Expert Insights Video, Socionext’s Tim Papenfuss discusses how and why they used SystemC and Stratus high-level synthesis (HLS) to design their SC1701 automotive graphics display controller.
14 Nov 2018
|
Accelerating design-in of Xilinx FPGAs while optimizing PCB layout for cost and performance
13 Nov 2018
|
Cadence推出首款AI語音及音頻處理最佳化DSP - Tensilica HiFi 5類神經網路為基礎的語音辨識演算法 處理能力提升達4倍 … 全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.)宣佈推出Cadence® Tensilica® HiFi 5 DSP，為首款針對高效能遠場(far-field)及AI語音辨識處理的音頻及語音IP核心 … 與HiFi 4 DSP相比，新推出的第五代HiFi DSP …
09 Nov 2018
|
Contemporary Verification Consultants e-asing your verification pains with IEEE 1647 & IES
05 Nov 2018
|
2X Productivity Gain Verifying DDR Controller Using Specman/eAn SoC developer needed to speed up the time for verifying the DDR memory controller in its SoC. Mike Bartley, CEO of Test and Verification Solutions, found a faster way to do this by building a testbench ...
05 Nov 2018
|
|
Display:
|