Filter Results:
- Innovus Implementation System (44)
- Palladium XP Series (38)
- Quantus QRC Extraction (32)
- Tempus Timing Signoff Solution (31)
- Incisive Enterprise Simulator (29)
- Protium FPGA-Based Prototyping Platform (27)
- Palladium Z1 Series (26)
- Flows SDV (24)
- Incisive vManager Solution (21)
- Genus Synthesis Solution (20)
- Virtuoso Layout Suite (19)
- Voltus IC Power Integrity Solution (18)
- Incisive Specman Elite (17)
- Power-Aware Verification Methodology (17)
- Virtual System Platform (17)
- Palladium Hybrid (16)
- System Development Suite (15)
- Virtuoso ADE Explorer (14)
- Virtuoso Liberate AMS (14)
- Virtuoso Liberate LV (14)
- Perspec System Verifier (14)
- Virtuoso Liberate (14)
- Virtuoso Liberate MX (14)
- Virtuoso ADE Assembler (14)
- Metric-Driven Verification Signoff (13)
- Virtuoso Analog Design Environment (13)
- Virtuoso Variety (13)
- Palladium Dynamic Power Analysis (13)
- Modus Test Solution (13)
- Incisive Functional Safety Simulator (12)
- Sigrity PowerSI (11)
- Virtuoso Schematic Editor (11)
- Allegro Sigrity Power Aware SI Option (11)
- Allegro Sigrity Package Assessment and Extraction Option (10)
- Allegro Sigrity PI Signoff and Optimiziation (10)
- Sigrity PowerDC (10)
- Sigrity SPEED2000 (10)
- Sigrity SystemSI (10)
- Physical Verification System (10)
- Allegro Sigrity Serial Link Analysis Option (10)
- Voltus-Fi Custom Power Integrity Solution (10)
- Sigrity SystemSI (10)
- Innovus Implementation Solution (10)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (10)
- Allegro Sigrity SI Base (10)
- Virtuoso ADE Verifier (10)
- SimVision (10)
- Space-Based Router (9)
- Virtuoso Variation Option (9)
- Allegro FPGA System Planner (9)
- Accelerated VIP (9)
- Emulation Development Kit (9)
- Protium S1 FPGA-Based Prototyping Platform (9)
- Allegro Design Authoring (9)
- Spectre eXtensive Partitioning Simulator (XPS) (9)
- SpeedBridge Adapters (9)
- Virtual JTAG Debug Interface (8)
- Conformal Low Power (8)
- Spectre Accelerated Parallel Simulator (8)
- Allegro PSpice Simulator (8)
- Sigrity XtractIM (8)
- Indago Debug Platform (8)
- Cadence RocketSim Parallel Simulation Engine (8)
- QuickCycles Service (8)
- Allegro Design Entry Capture Capture CIS (7)
|
2,950 Result(s) Found
|
Cadence全新Tensilica Vision Q6 DSP IP提升視覺與AI效能第五代Vision Q6 DSP以速度更快的新版處理器架構鎖定智慧型手機、監視攝影機、汽車、AR/VR、無人機及機器人領域市場 … 全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.)宣佈推出Cadence® Tensilica® Vision Q6數位訊號處理器(DSP)，這款最新的嵌入式視覺和AI應用的DSP採用速度更 …
12 Apr 2018
|
Cadence Boosts Vision and AI Performance with New Tensilica Vision Q6 DSP IPCadence announced the Tensilica® Vision Q6 DSP, its latest DSP for embedded vision and AI built on a new, faster processor architecture.
11 Apr 2018
|
Cadence推出全新Virtuoso平台，提供優化系統設計並支援5nm先進製程節點與模擬驅動佈局先進佈局方法與模擬驅動佈局提升高達50%生產力
減少超過三倍的FinFET佈局工作量
改善Virtuoso ADE模擬生產量多達3倍
利用先進統計演算法將設計變異分析時間縮短約20%
Virtuoso ADE Verifier符合業界標準提升驗證效率30%
強化版Virtuoso系統設計平台支援多技術與多PDK … 全球電子設計創新領導廠商益 …
11 Apr 2018
|
Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven LayoutCadence introduced major enhancements to its Cadence® Virtuoso® custom IC design platform that improve electronic system and IC design productivity.
10 Apr 2018
|
Cadence Announces First Quarter 2018 Financial Results WebcastCadence to announce first quarter 2018 financial results via webcast with Lip-Bu Tan, chief executive officer, and John Wall, senior vice president and chief financial officer.
09 Apr 2018
|
New Virtuoso System Design Platform for Next-Generation Custom IC and System DesignThe new Virtuoso platform addresses the advanced design environment challenges faced by today’s design engineers. Smart products are becoming very highly integrated with multiple components all on the sam...
02 Apr 2018
|
Cadence Sigrity PowerDC技術支援Future Facilities的全新開放型中立檔案格式，為熱分析系列工具的互通性做好準備新格式的採用將擴大Sigrity PowerDC發熱元件模型的適用性 … 全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.)宣佈Cadence® Sigrity™ PowerDC™ 技術能夠支援Future Facilities全新的開放型中立檔案格式，藉此解決不同熱模擬工具組之間共享設計模型時的困難 … 中立檔案格式讓我們在 …...
02 Apr 2018
|
2018-q2-training-customer-version.pdfVirtuoso Layout Suite L - v6.1.6 //Virtuoso Layout Design Basics … Virtuoso Layout Suite XL - v6.1.5 //Virtuoso Connectivity-Driven Layout … Skill Programming for IC Layout Design - v6 …
420 KB
|
Customer IP Pilot Program Case SubmissionCustomer IP Pilot Program Case Submission information video.
23 Mar 2018
|
Introduction to the NVDIMM StandardIn this week's Whiteboard Wednesday video, Marc Greenberg discusses the benefits of moving non-volatile memory from the SSD to the DDR bus and possible new storage-class memories.
21 Mar 2018
|
|
Display:
|