Filter Results:
- System Design and Verification (255)
- Custom IC - Analog - RF Design (137)
- Digital Design and Signoff (135)
- PCB Design and Analysis (129)
- Palladium XP Series (62)
- Simulation and Testbench Verification (56)
- IC Package Design and Analysis (55)
- Innovus Implementation System (51)
- Incisive Enterprise Simulator (50)
- Silicon Signoff (46)
- Palladium Z1 Series (44)
- Incisive Specman Elite (40)
- Tempus Timing Signoff Solution (38)
- Acceleration and Emulation (38)
- PCB Layout (37)
- Circuit Design (35)
- Protium FPGA-Based Prototyping Platform (35)
- Formal and Static Verification (34)
- Incisive vManager Solution (34)
- Quantus QRC Extraction (34)
- Allegro PCB Designer (32)
- Sigrity SystemSI (31)
- Virtuoso Layout Suite (30)
- Block Implementation (29)
- SI PI Analysis Integrated Solution (28)
- Virtuoso Analog Design Environment (27)
- Voltus IC Power Integrity Solution (27)
- Virtuoso ADE Product Suite (26)
- Library Characterization (26)
- SpeedBridge Adapters (26)
- Flows SDV (25)
- Synthesis (25)
- SI PI Analysis integrated solution (24)
- Genus Synthesis Solution (24)
- Sigrity PowerSI (24)
- Circuit Simulation (24)
- Virtuoso Liberate MX (23)
- JaperGold Verification Platform (22)
- Perspec System Verifier (22)
- Virtuoso Liberate AMS (21)
- Product Creation (21)
- Virtuoso ADE Assembler (21)
- Sigrity SPEED2000 (21)
|
3,833 Result(s) Found
|
cdnlive19-sv-agenda.pdfView the latest agenda in the mobile app … Digital Implementation /
Advanced Node
Room 209 … FED101 Power-Aware Synthesis Using
Genus Low-Power Solution
Qualcomm …
915 KB
|
Silicon Labs Leverages Cadence Mixed-Signal Solution for Mixed Signal Simulation, Implementation and SignoffSilicon Labs used the entire Cadence Mixed-Signal Solution in their new Blue Gecko line of products. The Arm Cortex based wireless MCUs support all of the typical wireless protocols needed for IoT products...
19 Mar 2019
|
Valens and Cadence: Cadence Specman Elite Offers Vast Flexibility to DevelopersDue to the implementation of using Specman Elite macros in 75% of the tests, the project taped out on time with all project goals achieved. Exhaustive coverage was achieved in an accelerated timeline, resu...
|
Cadence工具與IP優化全新Arm Neoverse N1平台 齊力推向雲端至終端基礎設施市場Cadence為Arm Neoverse N1式設計開發提供7nm數位實現與簽核RAK
Cadence驗證套裝及其引擎幫助工程師提升打造Neoverse N1為基礎之驗證生產率
Cadence將DDR4 PHY IP、CCIX IP及PCIe 4.0 PHY IP整合於 Neoverse N1 SoC，實現關鍵 I/O介面極致性能
Arm …
19 Mar 2019
|
Cadence Perspec System Verifier SW Driven SoC Verification AutomationAmelia Dalton chalk talk presentation on Cadence Perspec System Verifier SW Driver SoC Verificaiton Automation. It takes a different approach at SoC level. Reduces complex use cse development effor that ...
15 Mar 2019
|
Palladium XP IntroductionPalladium XP Verification Computing Platform on top verification methodologies Metric Driven Verification and Power Design Analysis and Verification. Palladium XP provides value for hardware, software, ac...
15 Mar 2019
|
Emulating Nvidia GPUsAn Explanation of how the GPUs are created with Emulators. Software can run with emulators to test GPU. Chip is created in fast process due to the Emulation tab tests
15 Mar 2019
|
Fast Debug of RTL, Speedy Post AnalysisFor Altair Semiconductor develops SoCs for smartphones, tablets, fast time to market is critical. Verifying SoC architecture can be challenging, but the company addressed this with a verification flow base...
15 Mar 2019
|
Accelerate Your Verification Debug with the Incisive Debug AnalyzerKishore Karnane and Nadav Chazan from Cadence discuss How to Accelerate Your Verification Debug with the Incisive Debug Analyzer. How Debug is the Main Bottleneck in Verification. Major challenges in Debu...
15 Mar 2019
|
Incisive vManager Solution - Experience the DifferenceJohn Brennan and Matt Graham discuss Incisive vManager Solution. Focus on five areas The Incisive vManager solution with Unified coverae features, Critical verification capabilities, comparing the alterna...
15 Mar 2019
|
|
Display:
|