Filter Results:
- System Design and Verification (232)
- Custom IC - Analog - RF Design (133)
- Digital Design and Signoff (130)
- PCB Design and Analysis (115)
- Palladium XP Series (61)
- IC Package Design and Analysis (52)
- Silicon Signoff (52)
- Innovus Implementation System (49)
- Incisive Enterprise Simulator (49)
- Simulation and Testbench Verification (46)
- Palladium Z1 Series (41)
- Quantus QRC Extraction (40)
- PCB Layout (37)
- Tempus Timing Signoff Solution (36)
- Acceleration and Emulation (36)
- Protium FPGA-Based Prototyping Platform (34)
- Formal and Static Verification (34)
- Circuit Design (33)
- Allegro PCB Designer (32)
- Incisive vManager Solution (32)
- Sigrity SystemSI (30)
- Incisive Specman Elite (29)
- SI PI Analysis Integrated Solution (28)
- Virtuoso Layout Suite (28)
- Virtuoso Analog Design Environment (27)
- Block Implementation (27)
- Library Characterization (26)
- Flows SDV (25)
- SpeedBridge Adapters (25)
- Virtuoso ADE Product Suite (24)
- Circuit Simulation (24)
- Sigrity PowerSI (23)
- Genus Synthesis Solution (23)
- Voltus IC Power Integrity Solution (23)
- Synthesis (22)
- SI PI Analysis integrated solution (22)
- Virtuoso Liberate MX (22)
- Product Creation (21)
- Sigrity SPEED2000 (21)
- Virtuoso ADE Explorer (20)
- JaperGold Verification Platform (20)
|
3,687 Result(s) Found
|
Multi-Board Electrical and Thermal Co-simulation using Sigrity PowerDCLearn how to do multiple package electrical and thermal co-simulation using the Sigrity™ PowerDC® workflow. This tool can not only analyze IR drop analysis concurrently with thermal analysis, but also anal...
25 Sep 2018
|
Analog Reliability Analysis for Mission-Critical Applications White PaperThe introduction of the Legato Reliability Solution has been driven by the need to provide better prediction of product lifetime required to design for mission-critical applications.
358 KB
|
Master Learning MapsCadence Training Services learning maps provide a comprehensive visual overview of the learning
opportunities for Cadence customers … They provide recommended course flows as well …
604 KB
|
Cadence Launches New Tensilica DNA 100 Processor IP Delivering Industry-Leading Performance and Power Efficiency for On-Device AI ApplicationsCadence today announced the Cadence® Tensilica® DNA 100 Processor IP, the first deep neural-network accelerator (DNA) AI processor IP to deliver both high performance and power efficiency across a full ran...
19 Sep 2018
|
Tensilica Hardware Safety Kit ISO 26262In this week's Whiteboard Wednesday video, Divya Kalimuthu highlights all of the work products that get delivered to a customer as part of the Tensilica Hardware Safety Kit for ISO 26262.
17 Sep 2018
|
Whiteboard Wednesdays - Introduction to Functional Safety From an IP SupplierIn this weeks Whiteboard Wednesdays Divya Kalimuthu speaks about ISO 26262 from the perspective of a Safety Engineer. She speaks about how the standard is applied in various levels of a supply chain.
17 Sep 2018
|
Introduction to ADAS with a Real-Life ExampleIn this week’s Whiteboard Wednesdays video, Marc Greenberg, walks us through a typical ADAS system architecture and then provides a real-life testimonial on the value of these systems.
17 Sep 2018
|
What Really Matters When Selecting IPIn this week’s Whiteboard Wednesday, Tom Hackett says that PPA is only the tip of the iceberg of requirements to consider when selecting IP for your next chip design.
17 Sep 2018
|
Verification Deliverables Required for Successful SoC IntegrationIn this week’s Whiteboard Wednesday, YJ Patil explains the importance of having a complete set of IP verification deliverables to speed SoC integration including: IP-XACT description, reusable testbench an...
17 Sep 2018
|
The Advantages and Trade-offs of HBM2 and GDDR6In this week’s Whiteboard Wednesday, Marc Greenberg discusses the advantages and trade-offs of two advanced memory interfaces: HBM2 and GDDR6, both targeted to the high-performance computing market.
17 Sep 2018
|
|
Display:
|