UVM methodology based Verification Environment for Imaging IPs/SoCs

Abhishek Jain, Technical Manager at STMicroelectronics, talks about working with the Cadence Incisive Verification Solution to deploy a UVM multi-language, low-power verification methodology resulting in earlier and integrated verification.

上次修改時間: June 23, 2016

持續時間: 4 min