DDR4 Power-Aware Signal Integrity Adopting Serial Link Simulation Techniques

Cadence Sigrity SystemSI – Parallel Bus Analysis has integrated the serial link channel simulation engine in, and successfully applied it to coupled, single-ended parallel buses, even including non-ideal power effects.

上次修改時間: August 16, 2016

持續時間: 8 min