Low-Power Verification Using Conformal Low-Power

Low-Power Verification Using Conformal Low Power presentation from Marvell.  Power Reduction Techniques ( Clock Gating, Dynamic voltage and frequency scaling (DVFS), Adaptive Voltage Scaling AVS, Power Gating 

上次修改時間: August 26, 2015

持續時間: 21 min