STMicroelectronics - Improving Productivity with Virtuoso SPD

Vikas Chelani, Sr. Layout Designer of STMicroelectronics India, describes the challenge of making IP memories compact and efficient despite increased routing and logic complexities. Using Cadence Virtuoso SPD reduced both his preliminary area estimation and device placement cycles

上次修改時間: October 24, 2016