Transistor-Level Reliability Analysis for Advanced Node

Sangtae Bae, an analog/mixed-signal circuit designer at IBM, designs high-speed interfaces for IBM's server chips.In this 4-minute video, Bae explains how reliability simulation in Cadence Spectre APS ran from Cadence Virtuoso ADE helped IBM perform reliability analysis efficiently.

上次修改時間: February 25, 2019