Is SystemVerilog the Future of Analog Behavioral Modeling

Cadences Dan Romaine will discuss what are behavioral modeling choices, explore the benefits of real number modeling, enumerate modeling changes coming to System Verilog. Other topics are Mixed Signal verification challenges, MS Simulation performance, why faster simulation is needed

上次修改時間: August 26, 2015

持續時間: 54 min