A High Level Synthesis (HLS) Design Flow for Scaling to Multiple IP, SoC, and Process Targets

DAC 2017 theater presentation by Qualcomm.

上次修改时间: June 19, 2017