This growing library of informational videos will give you helpful tips on how to use Cadence® Sigrity™ tools to accomplish important signal integrity (SI)- and power integrity (PI)-related tasks. While these videos are meant to explain “how to” for the tool user, they also spend a little time on why each particular task is important in the overall design methodology.
How PCB Design Teams Can Perform IR Drop Analysis Early and Often
Discover how to automatically set-up PDN simulation from schematics, collect and verify component models, and perform analysis as early as possible. Your PCB design team will learn how they can share DC analysis responsibility throughout the design cycle by utilizing PowerTree™ technology. Learn about the Allegro Sigrity PI Base and the PI Signoff and Optimization option through this demonstration.
Sigrity Tech Tip: How to Share Power Delivery Network Design Analysis across the PCB Design Team
Sigrity technologists guide you step by step on how to automatically set-up PDN simulation from schematics, collect and verify components models as early as possible. And make it possible to reshape your design team to make power delivery network (PDN) design and analysis a shared responsibility of the entire team with the latest PowerTree™ technology. Learn about the Allegro® Sigrity PI Base and the Allegro Sigrity PI Signoff and Optimization Option from Cadence in this demonstration.
Sigrity Tech Tip: How PCB Designers Can Find and Fix Power Integrity Problems
Sigrity technologists show how PCB designers are empowered to solve basic PI problems early in the design cycle working cooperatively with, but independent from, power integrity engineers. The demonstration will guide you step by step on how to place effective decoupling capacitors, perform DC analysis using the Sigrity PowerDC™ engine, and cross probe with PowerDC report files. Learn about Allegro Sigrity PI Base through a demonstration.
Sigrity Tech Tip: How PCB Designers Can Create Initial PDN Constraints Without Becoming a PI Expert
Sigrity technologists guide you step by step on how to set up your power delivery network (PDN) constraints by using straightforward IPC calculations, instead of waiting for power integrity (PI) experts to establish constraints. Learn about the Allegro Sigrity PI Base and the Allegro Sigrity PI Signoff and Optimization option.
How to Resolve Common IC Package Electrical Concerns
Allegro Package Designer and Sigrity XtractIM™ technology from Cadence are demonstrated. Sigrity technologists guide you step by step on how IC package designers can conveniently identify electrical problems throughout the design cycle. Following this methodology, experts are enabled to focus on the difficult problems without getting overloaded and design cycles times are reduced.
How to Build Accurate Leadframe Package Models Quickly and Easily
Allegro Sigrity SI Base and the Allegro Sigrity Package Assessment and Extraction Option are demonstrated. Sigrity technologists guide you step by step on how to set up a leadframe package design for accurate extraction using the 3D quasi-static solver engine. Accurate RLC extraction is performed on a leadframe design from the same environment used to model multi-layer packages with other solver engines. Design productivity is improved by enabling a common environment to model leadframe, flip-chip, and wirebond IC packages.
How to Simulate the Impact of ESD and Determine How Many TVS Diodes are Necessary
Learn how to apply an ESD gun model to simulate an ESD event on a printed circuit board. Learn how passive components such as transient-voltage-suppression (TVS) diodes can protect your design from an ESD event without overdesigning the protection scheme. By utilizing the ESD simulation workflow early in the design cycle, you will bring your cost-effective prototype to the lab with confidence you can avoid time consuming lab debug and re-design because of unveiled ESD issues. Cadence Sigrity SPEED2000 demonstrated.
How PCB Designers Can Jumpstart Electrical Signoff Using Power-Aware Rule Checks
Sigrity technologists guide you step by step on how to utilize power-aware electric rule checks to confidently fast track the signoff process for your PCB designs.
How to Find Signal Integrity Problems on an Unrouted PCB
Sigrity technologists guide you to discover many signal integrity problems as soon as a PCB design has been placed. The methodology enables finding and fixing many signal integrity concerns without having to rip up and re-route a design. Learn about Allegro Sigrity SI Base and the new flow planning feature for route planning with signal integrity analysis through a brief demonstration.
To receive emails about future Sigrity Tech Tips or other signal and power integrity news, join our email list.