Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview
- Concurrent engineering and distributed design let multiple designers work on the same design in real time
- Shortens the largest portion of your layout design cycle
- Reduces time to route advanced high-speed interfaces by 80%
With a worldwide design team, it can be difficult to shorten design cycle times. Manual workarounds that address multi-user issues are time consuming, slow, and prone to error. Cadence® SiP Layout XL provides two ways for IC package design teams to collaborate—concurrent engineering using a shared canvas and distributed team design with a partitioned canvas. Either way, multiple designers can work on the same design to reduce layout time.
Concurrent Engineering Using a Shared Canvas
The concurrent engineering option using Cadence SiP Layout XL with Allegro® PCB Symphony Team Design Option shortens the largest portion of the layout design cycle. Its shared canvas provides a low-overhead environment that enables multiple designers to work on the same design, on the same canvas, and at the same time without the set-up requirements of a partitioned project. The more routing engineers you add, the faster your team can finish routing.
By connecting multiple designers to a common SiP Layout database, any changes made on their canvases are reflected on the server and seen by other designers, eliminating copy/paste “chaos.”
Easy to Set Up and Easy to Use
- Ad-hoc mode eliminates set-up—Bring other team members into a design on a moment’s notice. Join or leave the session at any time, knowing that all design updates have been updated to the master database
- More structured approach—Host the design on a network server where multiple designers can access the server and start the concurrent design process. Design can be managed centrally without requiring user intervention
Collaboration with Extended Team
Many tasks frequently interrupt the implementation process early in the design cycle—die ECOs, netlist updates, MCAD updates, constraint updates, etc.
- Constraint editing with Allegro PCB Symphony Team Design Option allows a client exclusive access to Constraint Manager while everyone continues their design work concurrently.
- You can leverage netlist import and MCAD import within the Allegro PCB Symphony Team Design Option session without disconnecting team members from the session.
While in the concurrent team design environment, designers can use these features to accelerate new product introduction, including:
- 3D visualization while connected to a session
- Shape editing and shape design for power delivery
- Placement Edit Application mode
- Interactive etch-editing commands and Allegro auto-interactive phase tune (AiPT) and auto-interactive delay tune (AiDT) capabilities, as well as dynamic shape voiding during routing
- Impedance analysis and vision
- Report generation and full/window DRC update
Distributed Team Design on Partitioned Canvas
The distributed partitioning option, Allegro Design Partitioning Option (included with SiP Layout XL), lets designers work on individual design sections exported from a master design. Partitioning a design for layout and editing by several design team members accelerates the time to complete the layout process. Each designer can see all partitioned sections and update the design view for monitoring the status and progress of other users’ sections.
Want more information on how Cadence SiP Layout works with Allegro PCB Symphony Team Design Option?
For technical details or a demonstration, please contact us.
Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview