- System Design and Verification (151)
- PCB Design and Analysis (75)
- Custom IC - Analog - RF Design (75)
- Digital Design and Signoff (67)
- Simulation and Testbench Verification (40)
- Incisive Specman Elite (28)
- Acceleration and Emulation (27)
- Palladium XP Series (23)
- Silicon Signoff (23)
- Flows SDV (21)
- SI PI Analysis integrated solution (21)
- Innovus Implementation System (19)
- Block Implementation (19)
- Protium FPGA-Based Prototyping Platform (19)
- Software-driven Verification (18)
- Power-Aware Verification Methodology (17)
- Incisive Enterprise Simulator (17)
- FPGA-based Prototyping (17)
- IC Package Design and Analysis (16)
- Synthesis (15)
- Virtuoso Layout Suite (15)
- Palladium Z1 Series (14)
- SI PI Analysis Point Tools (14)
- Formal and Static Verification (13)
- Modus Test Solution (13)
- 테스트 (13)
- Virtual System Platform (12)
- Hierarchical Design and Floor Planning (12)
- Library Characterization (12)
- Circuit Design (12)
- Layout Design (12)
- Perspec System Verifier (11)
- Incisive vManager Solution (11)
- Allegro PCB Designer (11)
- Flows (11)
- Virtuoso ADE Product Suite (10)
- Genus Synthesis Solution (10)
- Circuit Simulation (10)
- Allegro Sigrity SI Base (10)
- Whiteboard Wednesdays (150)
- Tensilica Processor IP (71)
- Verification IP (69)
- Interface IP (67)
- Image Video Processing (38)
- Simulation VIP (37)
- Accelerated VIP (27)
- Denali Memory IP (27)
- USB IP (23)
- DDR IP (22)
- Memory Models (18)
- PCI Express IP (18)
- Assertion-based IP (18)
- MIPI IP (17)
- ARM AMBA (14)
- MIPI (12)
- HiFi Audio, Voice, Speech (11)
- PCI Express (11)
- ConnX Digital Signal Processing (11)
- MIPI (10)
- Interconnect Solution (10)
947 Result(s) Found
What are the design challenges for 5G systems and subsystems? In this talk, learn about the 5G marketplace and how to meet design requirements of 5G mmWave radio, optical fronthaul, baseband, edge computin...
13 Aug 2019
Advanced-node technologies continue to get more complex, making it difficult to apply the same technical guesswork used for legacy nodes. Learn how Toshiba Electronic Device Solutions Corporation (TEDS) us...
13 Aug 2019
Learn how Avera Semi, a subsidiary of GLOBALFOUNDRIES, improved signal analysis for their LPDDR4 interfaces on MCM packages using Cadence Sigrity™ tools. With Sigrity SystemSI and FDTD-direct extraction, A...
08 Aug 2019
Prof. Tom Melham from University of Oxford talks about how the Cadence Academic Network has made it possible for him to have successful collaboration between industry and academia and how the research coll...
01 Aug 2019
In this week’s Whiteboard Wednesdays, Cadence expert Varun Raj Garapati explains how designers can address inductance effects on clocks, especially on digital SoCs. Using Quantus Extraction Solution for Fi...
31 Jul 2019
Atul Bhargava of STMicroelectronics discusses how the Cadence Virtuoso Design Platform meets their challenges of matching devices and parasitics, mixed-signal implementation, and full-chip time to closure.
25 Jul 2019
When it comes to designing and verifying aerospace- and military-grade applications, the stakes are even higher given their mission-critical nature. You need to ensure rock-solid systems security, comply w...
18 Jul 2019
Frank Schirrmeister from Cadence Design Systems presents in the US Pavillion at the 53rd Paris International Airshow on 20th June 2019 promoting Cadence solutions for Intelligent System Design in Aerospace...
17 Jul 2019
Methods2Business explains how a unique SystemC-based design methodology greatly helped them to develop, verify and test a complete family of fully integrated MAC and baseband IPs for the new Wi-Fi standard...
15 Jul 2019
Melexis Time-of-Flight (TOF) automotive 3-D image sensor was analyzed with Cadence® Voltus™-Fi Solution to visualize the electro migration on the power line. The sensor features 320x240 pixels resulting in...
11 Jul 2019