Using SystemC and HLS to Evaluate Co-Processor Architectures

Watch the video with Andy Fox is CEO of RushC to learn why the company needed to evaluate co-processor architectures for DSP applications and found it easier to design with SystemC than with Verilog and turned to SystemC and high-level synthesis

마지막 수정 날짜: March 18, 2016