Verifying the RTL in an Analog Circuit

Ravi Mehta, co-founder and technologist at SilabTech, talks about the benefits of streamlining the circuit verification process using Cadence AMS Methodology Kit solutions and Cadence Virtuoso Analog Design Environment XL.

마지막 수정 날짜: August 22, 2015