a839b9d4c5e94ca087917cb35356403f
Is SystemVerilog the Future of Analog Behavioral Modeling
Cadences Dan Romaine will discuss what are behavioral modeling choices, explore the benefits of real number modeling, enumerate modeling changes coming to System Verilog. Other topics are Mixed Signal verification challenges, MS Simulation performance, why faster simulation is needed
마지막 수정 날짜: August 26, 2015
지속 시간: 54 min