25f2a36dda4649aaa9348de82b281e18
Is SystemVerilog the Future of Analog Behavioral Modeling
Dan Romaine from Cadence discusses SystemVerilog the Future of Mixed Signal Modeling. The webinar reviews behavioral modeling choices, explore the benefits of real number modeling, enumerate modeling changes coming to SystemVerilog, Mixed Signal verification challenges
마지막 수정 날짜: August 22, 2015
지속 시간: 54 min