Managing Signoff Corners with MMMC Flows

NXP's ultra-low power designs have multiple power and voltage domains. Hear Santhosh Kumar, a senior design engineer at NXP, explain how Cadence's concurrent and distributed MMMC flows help the team overcome their challenges by consolidating all of their timing inputs into one group.

最終変更: March 23, 2016