ff009d65453a4f99a6e14ff9819b3cba
Improving Performance of SoCs with Interconnect Workbench and CoreLink System IP
Ziv Binyamini, Corporate VP of Advanced Verification Solutions at Cadence, describes the exciting capabilities of the Xcelium Parallel Simulator and its multi-core and single-core simulators. Productivity enhancements includes code coverage, resiliency refinements around save-restore
最終変更: August 22, 2015
期間: 3 min