- System Design and Verification (271)
- Custom IC - Analog - RF Design (149)
- Digital Design and Signoff (148)
- PCB Design and Analysis (133)
- Simulation and Testbench Verification (64)
- Palladium XP Series (62)
- Innovus Implementation System (59)
- IC Package Design and Analysis (55)
- Incisive Enterprise Simulator (50)
- Silicon Signoff (48)
- Tempus Timing Signoff Solution (47)
- Palladium Z1 Series (47)
- Incisive Specman Elite (47)
- Quantus QRC Extraction (44)
- Acceleration and Emulation (40)
- Virtuoso Layout Suite (38)
- PCB Layout (37)
- Circuit Design (36)
- Formal and Static Verification (35)
- Protium FPGA-Based Prototyping Platform (35)
- Voltus IC Power Integrity Solution (35)
- Incisive vManager Solution (34)
- Allegro PCB Designer (33)
- Sigrity SystemSI (32)
- Virtuoso ADE Product Suite (31)
- Block Implementation (29)
- Virtuoso Analog Design Environment (29)
- Circuit Simulation (29)
- SI PI Analysis Integrated Solution (28)
- Library Characterization (28)
- Genus Synthesis Solution (28)
- SI PI Analysis integrated solution (26)
- SpeedBridge Adapters (26)
- Modus Test Solution (26)
- Virtuoso Liberate MX (25)
- Flows SDV (25)
- Sigrity PowerSI (24)
- Synthesis (24)
- Virtuoso ADE Assembler (24)
- Perspec System Verifier (23)
- JaperGold Verification Platform (23)
- FPGA-based Prototyping (23)
3,737 Result(s) Found
This paper details the features and attributes of the new Xcelium Parallel Logic Simulator from Cadence.
Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
Acacia Communications, Inc. has adopted the Cadence Palladium Z1 Enterprise Emulation Platform to accelerate the development of its DSP ASICs for optical networking applications.
19 Jun 2019
In 2019, the Design Automation Conference (DAC) returned to Las Vegas, NV. Cadence was a Platinum Sponsor and played a prominent role at this premier technical event. Check out this retrospective video hig...
17 Jun 2019
Leverage advanced characterization capabilities in Cadence Liberate Trio like Unified Flow and Multi-PVT flow for faster turn-around time to meet the growing demands for accelerating design enablement. Wha...
17 Jun 2019
デジタル IC設計／ プリント基板／ カスタム IC設計 システム／機能検証 IP Intelligent System Design サインオフ ICパッケージ設計 A-1 B-1 C-1 D-1 E-1 G-1 機械学習を用いたアナログ集積 タイミング制約を高速かつ マシンラーニングとケイデンス 高位設計のメリットを最大化 時代の最先端に向けた …
Toshiba Selects Cadence Tensilica Vision P6 DSP as Image Recognition Processor for its Next-Generation ADAS Chip
Cadence announced that Toshiba has implemented the Cadence Tensilica Vision P6 DSPs for its next-generation automotive SoC to meet functional safety requirements.
13 Jun 2019
Media Alert: Cadence to Showcase Aerospace and Defense Solutions at the 2019 International Paris Air Show
Cadence today announced it will showcase its most recent aerospace and defense innovations at the 53rd International Paris Air Show in Booth B40 in Hall 3 from June 17 to 20, 2019.
12 Jun 2019
James Pond, CEO for Lumerical, talks about how partnering with Cadence to develop compact models for photonics systems in an automated way, provides a full solution in a single design flow.
10 Jun 2019
Paul McLellan and Erik Jan Marinissen, Scientific Director Test & DfT at imec, discuss the tight partnership between imec and Cadence in test & DfT. A joint partnership going back to 2011, covering areas ...
10 Jun 2019
Thanks to everyone who helped make CDNLive EMEA 2019 an amazing event! Here are just a few of the many highlights.
10 Jun 2019