Cadence webinar: Analog behavioral modeling and model generation, discussions of Verilog, VHDL, SystemVerilog
Ahmed Elzeftawi and Walter Hartong discuss Analog Behavioral Modeling and Model Generation. Mixed Signal Verification Challenges. Discussion on designs seeing massive increase in digital control, calibration and tuning of analog circuits