Better RTL Productivity: Learn how the Genus flow reduces unit-level iterations.

Physically Aware Context Generation: Simple Tcl command at the end of a chip- or block-level synthesis can be used to eclipse out the full timing, physical context for any subset of a design. These clips can be used to drive unit-level RTL synthesis

Last Modified: February 27, 2019

All Cadence Resources >>