Implementation of Higher Speed PCIe Gen4 IP

In this week's Whiteboard Wednesday's video, Gopi Krishnamurthy highlights how Cadence implements the higher speeds of PCI Express (PCIe) Gen4 into the PCIe controller and PHY IP.

Last Modified: August 23, 2016

All Cadence Resources >>