| 30 Sep 2016 |
How long does it take you to bring up your multi-FPGA, or even single-FPGA prototype? Two months, three months, more? If it takes you longer than TWO WEEKS, then you should attend this webinar and learn how you can reduce your bring-up time from months to weeks!Event Detail
|
|
| 05 Oct 2016 |
See Cadence at MATLAB EXPO 2016, the MathWorks User Conference. Visit our booth in the partner exhibition to see our demos showing our Virtuoso® tools working together with MATLAB solutions.
Event Detail
|
Silverstone, UK |
| 06 Oct 2016 - 05 Oct 2016 |
How long does it take you to bring up your multi-FPGA, or even single-FPGA prototype? Two months, three months, more? If it takes you longer than TWO WEEKS, then you should attend this webinar and learn how you can reduce your bring-up time from months to weeks!Event Detail
|
|
| 11 Oct 2016 |
MemCon, the memory industry’s premier technical and ecosystem event, showcases the thought leaders driving advances in memory technology. Targeting decision makers and innovators in memory, systems integration, IP development, semiconductor design, and SoC development, MemCon offers insights into advanced technologies and standards as well as opportunities to network with leaders. Event Detail
|
Santa Clara Convention Center, Santa Clara, CA, USA |
| 12 Oct 2016 - 13 Oct 2016 |
Join Cadence at the CSIA-ICCAD 2016 Annual Conference and Changsha IC Industry Innovation and Development Summit (ICCAD) to discuss opportunities and challenges in the IC industry. Event Detail
|
Changsha, China |
| 18 Oct 2016 - 19 Oct 2016 |
In this webinar, you will learn three optimization steps to make your UVM code ready for future challenges and enable maximum performance with accelerated simulation. By applying these simple steps in all new developments, you can avoid the pitfalls of future refactoring when reusing code with acceleration.Event Detail
|
Online |
| 19 Oct 2016 - 20 Oct 2016 |
Join Cadence, Lumerical, and PhoeniX Software to learn about challenges and techniques that address electronic and photonic design in a single platform. Day one covers design challenges, while day two is a hands-on session that will give you a chance to experience a new electronic and photonic design flow first hand.Event Detail
|
Cadence Campus, San Jose, CA, USA |
| 20 Oct 2016 - 21 Oct 2016 |
This webinar presents how to use, for formal verification, both SVA properties and HDL helper code to significantly increase verification performance.Event Detail
|
Online |
| 25 Oct 2016 - 27 Oct 2016 |
ARM TechCon 2016 delivers an at-the-forefront comprehensive forum created to ignite the development and optimization of future ARM®-based embedded products. Visit us in booth 200 to learn about how our optimized solutions for ARM technologies will help you build your next innovation. Join us at the conference to hear presentations from our customers, ARM, and Cadence technical experts on a variety of topics.Event Detail
|
Santa Clara, CA, USA |
| 02 Nov 2016 - 03 Nov 2016 |
The annual Jasper® User Group Conference brings together designers, verification engineers, and engineering managers for two days to share the latest design and verification practices based on Cadence® JasperGold® formal verification technologies and methodologies. Don’t miss an exciting schedule of technical presentations, roadmap discussions, and demos.
Event Detail
|
San Jose, CA, USA |
