Log In
|
Register
|
Resource Library
|
Worldwide
China
|
EMEA
|
India
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Tools
IP
Solutions
Services
Support and Training
Alliances
Community
Company
Solutions:
Mixed-Signal
Low-Power
Advanced Node
3D-IC
System to Silicon Verification
Automotive
Solutions Home
Tools for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
IC Packaging and Co-design
PCB Design and SI/PI Analysis
Silicon Signoff and Verification
Products A-Z
Tools Home
IP:
Interface IP
Denali Memory IP
Analog IP
Systems/Peripherals IP
Tensilica IP
Verification IP
IP Home
Services:
DFM Services
Design Services
Hosted Design Solutions
Educational Services
Methodology Services
Services Home
Support:
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training:
Training Options
Training Course Catalogs
Support & Training Home
Alliances:
Foundry Program
ChipEstimate.com - Chip Planning Portal
Channel Partners
Power Forward Initiative
PCB Service Bureaus
Interoperability
Connections Program
Standards and Languages
Industry Memberships
Alliances Home
Communities:
All User Forums
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification Blog
Design IP and Verification IP Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
The Fuller View Blog
Whiteboard Wednesdays Blog
Quicklinks
All Blogs
Community Search
CDNLive User Conferences
Community Home
Company:
About Us
Culture
News and Events:
Newsroom
Events and Webinars
Live Blog Feed
Company Info:
Executive Team
Board of Directors
Corporate Governance
Investor Relations
Careers
Contact Us
Resources:
Customer Success
Newsletters
Publications
EDA360 Vision Paper
Multimedia Center
Logos
Customer Videos
Customer Stories
4X Faster Timing Closure with Allegro TimingVision
STMicro Cuts 4 Weeks Off Verification Time
ARM Fast Models, Palladium XP, Hybrids
Freescale: Closing Coverage Gaps, Faster Debug
SiP Digital Layout: Cut PCB Cost, Size
PMC: Faster Analog IP Verification
Fast Timing Signoff with Encounter / Tempus Solution
Ericsson Meets DDR and PCIe Specs
Analog Devices: Accurate Modeling of Mixed-Signal SoCs
2X More Mixed-Signal Simulations at ams
PMC: Speed Gains with Rapid Prototyping
View all videos
»
Faster verification, post-silicon bring-up
Overview: Reduce resources for routing and tuning
Reducing ECO iterations by 3X
Delivering successful design early
Achieving shorter design lead time
Accelerating FPGA pin assignment
Gaining fast simulation on complex IC
Meeting demanding design specs
Achieving 300X faster verification results
Boosting validation speed
Gaining 2X better turnaround time
Enhancing verification productivity
Saving 2 months in debug time
Delivering the best application processor
View all stories
»
Events and Webinars
Apr 7 - 16
TSMC 2015 Technical Symposium
Apr 14 - 16
Ethernet Technology Summit
Apr 22 - 23
Linley Mobile Conference
Apr 27 - 29
CDNLive EMEA 2015
View all events
»
CDNLive Highlights
CDNLive Silicon Valley 2015: Conference Details
CDNLive EMEA 2015: Registration Now Open!
Featured Products
Innovus Implementation System
Quantus QRC Extraction Solution
Stratus High-Level Synthesis
Tensilica IVP Image/Video DSP
ARM®-based System Verification Solution
Palladium XP Series
JasperGold Apps
Voltus IC Power Integrity Solution
News and Blogs
Tech Papers
Cadence News
Cadence Digital and Custom/Analog Tools Achieve TSMC Certification for 10nm FinFET Early Design Starts
04/06/2015, Press Release
Accusonus Speech Enhancement Software Optimized for Tensilica HiFi Audio/Voice DSPs
03/31/2015, Press Release
Media Alert: Cadence to Demonstrate 16FF+ and 10nm Design Solutions at TSMC Technology Symposium 2015
03/24/2015, Press Release
View newsroom
»
Blogs
Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, ...
04/09/2015, Steven Brown
Webinar Review: Cadence and TSMC Speed Monte Carlo Analysis
04/09/2015, Richard Goering
CDNLive IP Track Presentations Available Online
04/08/2015, Steven Brown
View all blogs
»
Articles
Hybrid Verification: The Only Way Forward
11/21/14
Conflicting Needs For IoT Edge Designs
11/20/14
Cadence Professorship Endowed at Stanford
11/14/14
What’s Working For Power Verification
11/07/14
View all articles
»
White Papers
Leveraging Physically Aware Design-for-Test to Improve Area, Power, and Timing
1/27/2015
Choosing the Right Scan Compression Architecture for Your Design
1/27/2015
Enabling ISO 26262 Qualification By Using Cadence Tools
12/09/2015
View all white papers
»