Cadence
Log In|Register|Resource Library|Worldwide
Asia-Pacific|China|EMEA|India|Israel|Japan|Korea|Taiwan|Global Office Locator

SolutionsProductsServicesSupport & Training Alliances Community About Cadence
Solutions: Design IP Mixed-Signal Low-Power Advanced Node 3D-IC Enterprise Verification Hosted Design System Development Suite Solutions Home
Products for: System Design and Verification Functional Verification Logic Design Digital Implementation Custom IC Design RF Design PCB Design IC Packaging and SiP Design Silicon Signoff and Verification More Products OrCAD Products Sigrity Technologies Design IP Verification IP IP Catalog Products A-Z Products Home
Capabilities and Practices Methodology Services Design Services DFM Services Educational Services Programs SOI Design Hub Services Home
Support Support Offerings Support Process Cadence Online Support Software Downloads Computing Platform Support University Software Program Training Training Options Training Course Catalogs Support & Training Home
Programs and Initiatives System Realization Alliance Foundry Program ChipEstimate.com - Chip Planning Portal Connections Program Verification Alliance Program Channel Partner (VARs) Program Power Forward Initiative Standards and Languages PCB Service Bureaus Industry Memberships Alliances Home
Communities Industry Insights Blog Low Power Blog Mixed-Signal Design Blog System Design and Verification Cadence IP Blog Functional Verification Logic Design Digital Implementation Custom IC Design RF Design PCB Design IC Packaging and SiP Design Silicon Signoff and Verification Quicklinks All Blogs All Forums Community Search CDNLive User Conferences Community Home
EDA Vision Visit the EDA360 microsite News and Events: Newsroom Events and Webinars Resources: Customer Success Newsletters Publications Multimedia Center Logos Company Info: Investor Relations Executive Team Careers Contact Us About Cadence Home

Blogs

  • SpectreRF at 2013 IEEE/MTT-S International Microwave Symposium in ... By Tawna Wilsey
  • SKILL for the Skilled: Part 9, Many Ways to Sum a List By Jim Newton
  • DAC 2013 – Cadence Customers, Partners Speak About Design ... By Richard Goering
  • Help Shape Future Releases of APD and SiP – Provide Your ... By Jeffrey Gallagher
  • What's Good About Allegro PCB Editor Quickplace Overlap? ... By Gerald "Jerry" Grzenia
View all blogs »

Forums

  • System Design and Verification
  • Functional Verification   |   Functional Verification Shared Code
  • Logic Design
  • Digital Implementation
  • Custom IC Design   |   Custom IC SKILL
  • RF Design
  • PCB Design   |   PCB SKILL
  • IC Packaging and SiP Design
View all forums »

Follow Cadence

  • Cadence on Twitter   
  • Cadence on Facebook   
  • Cadence on LinkedIn   
  • Cadence on YouTube   
  • RSS  



Join thousands of other users in the Cadence community!
Join now  |   Benefits of Membership

News

  • Cadence Completes Acquisition of Cosmic Circuits - May 23
  • TSMC Certifies Cadence Tempus Timing Signoff Solution for 20nm Designs - May 22
  • Cadence Introduces the Tempus Timing Signoff Solution, Delivering Unprecedented ... - May 20
  • Cadence Characterization Solution for Complex Multi-bit Cells Delivers Power ... - May 13
View all news »

Events

  • International Microwave Symposium 2013, Seattle, WA - June 2 - 7
  • Functional Verification Webinars - Jun 19 - Sep 4
  • Technology on Tour: Advanced Analog and Mixed-Signal IC Design - Multiple locations, EMEA -
    Jun 20 - 26
  • MemCon 2013 Conference, Santa Clara Convention Center - Santa Clara, CA - Aug 6
View all events »

Customer Success

  • Nufront Develops Mobile Computing Chip in Record Time Using Palladium XP
  • Samsung Slashes Regression Time and Speeds Verification of SoCs Using Incisive Enterprise Simulator
  • Cadence Helps Faraday Shrink ECO Implementation Time from 3 Days to 1 Hour
View all success stories »

Resource Library

  • Hardware/Software Verification with Incisive Software Extensions- Technical Paper
  • Silicon Realization Enables Next-Generation IC Design White Paper- White Paper
  • Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success"- White Paper
  • Cadence DDR3/2 DRAM IP Solution- Datasheet
View Resource Library »

Popular Links

  • Newsroom   |   Blogs
  • Events and Webinars
  • Resource Library
  • Investor Relations
  • Cadence Online Support
  • Training
  • Products A to Z
About Cadence| Investor Relations| Careers| Terms of Use| Privacy Policy| US Trademarks
© Cadence Design Systems, Inc. All Rights Reserved.