Cadence Design Systems

Blogs

12 Hot EDA Topics – 78 DAC Demo Sessions By Richard Goering
Using Physical USB Devices with the Xilinx Zynq-7000 Virtual ... By Jason Andrews
Get Started on UVM-e with Free Introductory Video Tutorials By Team Specman
DAC 2012: “IP Talks!” Reveals Latest in Semiconductor IP By Richard Goering
Modeling Oscillators with Arbitrary Phase Noise Profiles By Tawna Wilsey

View all blogs »

Forums

View all forums »

Follow Cadence

Join thousands of other users in the Cadence community!
Join now | Benefits of Membership

News

View all news »

Events

Functional Verification Webinar Series 2012 -
Mar 7 - Jun 27
How to Choose Design IP and Verification IP to Reduce SoC Development Risk Seminar, Marlborough MA, Ottawa, ONT - May 22 - 24
Design Automation Conference (DAC) 2012, Moscone Center, San Francisco, CA - Jun 3 - 7

View all events »

Customer Success

View all success stories »

Resource Library

Hardware/Software Verification with Incisive Software Extensions- Technical Paper
Silicon Realization Enables Next-Generation IC Design White Paper- White Paper
Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success"- White Paper
Cadence DDR3/2 DRAM IP Solution- Datasheet

View Resource Library »

Popular Links