Cadence
Log In|Register|Resource Library|Worldwide
Asia-Pacific|China|EMEA|India|Israel|Japan|Korea|Taiwan|Global Office Locator

SolutionsProductsServicesSupport & Training Alliances Community About Cadence
Solutions: Design IP Mixed-Signal Low-Power Advanced Node Enterprise Verification Hosted Design System Development Suite Solutions Home
Products for: System Design and Verification Functional Verification Logic Design Digital Implementation Custom IC Design RF Design PCB Design IC Packaging and SiP Design Manufacturability Signoff More Products OrCAD Products Design IP Verification IP IP Catalog Products A-Z Products Home
Capabilities and Practices Methodology Services Design Services DFM Services Educational Services Programs SOI Design Hub Services Home
Support Support Offerings Support Process Cadence Online Support Software Downloads Computing Platform Support University Software Program Training Training Options Training Course Catalogs Support & Training Home
Programs and Initiatives System Realization Alliance Foundry Program IP Alliances ChipEstimate.com - Chip Planning Portal Connections Program Verification Alliance Program Channel Partner (VARs) Program Power Forward Initiative Standards and Languages PCB Service Bureaus Industry Memberships Alliances Home
Communities Industry Insights Blog Low Power Blog Mixed-Signal Design Blog System Design and Verification Cadence IP Blog Functional Verification Logic Design Digital Implementation Custom IC Design RF Design PCB Design IC Packaging and SiP Design Quicklinks All Blogs All Forums Community Search CDNLive! User Conferences Community Home
EDA Vision Visit the EDA360 microsite News and Events: Newsroom Events and Webinars Resources: Customer Success Newsletters Publications Multimedia Center Logos Company Info: Investor Relations Executive Team Careers Contact Us About Cadence Home

Blogs

  • Gentlemen, Start Your Simulation Engines By Adam Sherer
  • What’s Good about OrCAD Apps? Symbol and Footprint ... By Gerald "Jerry" Grzenia
  • What's Good About Capture’s Placement Report? Look to ... By Gerald "Jerry" Grzenia
  • Using a Linaro File System on the Cadence Virtual Platform for the ... By Jason Andrews
  • Who Needs 40/100 Gigabit Ethernet SoCs? By Richard Goering
View all blogs »

Forums

  • System Design and Verification
  • Functional Verification   |   Functional Verification Shared Code
  • Logic Design
  • Digital Implementation
  • Custom IC Design   |   Custom IC SKILL
  • RF Design
  • PCB Design   |   PCB SKILL
  • IC Packaging and SiP Design
View all forums »

Follow Cadence

  • Cadence on Twitter   
  • Cadence on Facebook   
  • Cadence on YouTube   
  • RSS  



Join thousands of other users in the Cadence community!
Join now  |   Benefits of Membership

News

  • Cadence Expands Proven Ethernet IP Offering with 40/100 Gigabit Ethernet Solution - Feb 21
  • Cadence Named Finalist in Four Categories of the Prestigious UBM Electronics ACE Awards - Feb 21
  • Cadence Collaborates with Samsung Foundry to Deliver Design-for-Manufacturing ... - Feb 6
  • Cadence Reports Fourth Quarter and Fiscal Year 2011 Financial Results - Feb 1
View all news »

Events

  • Ethernet Technology Summit 2012, DoubleTree Hotel, San Jose, CA - Feb 21 - 23
  • DVCon 2012, DoubleTree Hotel, San Jose, CA - Feb 27 - Mar 2
  • CDNLive! Silicon Valley 2012, DoubleTree Hotel,
    San Jose, CA     - Mar 13 - 14
  • ISQED 2012, Techmart, Santa Clara, CA -
    Mar 19 - 21
View all events »

Customer Success

  • Sigma Designs Adopts Cadence Simulation Acceleration Techniques
  • Zarlink Speeds Design Closure by 2x with Cadence Logic Synthesis Technology
  • Cadence Helps Casio Maintain its Lead in Digital Cameras
  • Silicon Laboratories Improves Verification Speed and Product Quality Using Incisive Enterprise...
View all success stories »

Resource Library

  • Hardware/Software Verification with Incisive Software Extensions- Technical Paper
  • Silicon Realization Enables Next-Generation IC Design White Paper- White Paper
  • Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success"- White Paper
  • Cadence DDR3/2 DRAM IP Solution- Datasheet
View Resource Library »

Popular Links

  • Newsroom   |   Blogs
  • Events and Webinars
  • Resource Library
  • Investor Relations
  • Cadence Online Support
  • Training
  • Products A to Z
About Cadence| Investor Relations| Careers| Terms of Use| Privacy Policy| US Trademarks| RSS Feeds| Feedback
© Cadence Design Systems, Inc. All Rights Reserved.