Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Products & Solutions
Services
Support & Training
Alliances
Community
About Cadence
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Solutions for:
Advanced Node Design
Design Process Management
Hosted Design Solutions
Low-Power Design
More Products
IP Catalog
OrCAD Products
Products A-Z
Products & Solutions Home
Capabilities and Practices
Methodology and Technology Adoption
Design Collaboration
Talent Development
Programs
Startup Acceleration
VCAD
Services Home
Support
Support Offerings
Support Process
Online SupportSourceLink
Software Downloads
Computing Platform Support
University Software Program
Training
Training Offerings
Training Course Catalogs
Support & Training Home
Programs and Initiatives
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
ASIC Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
News and Events
Newsroom
Multimedia Center
Events and Webinars
Company Info and Resources
Investor Relations
Executive Team
Cadence Research Laboratories
Community Involvement
Customer Success
Careers
Media Gallery
Contact Us
About Cadence Home
教育訓練
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Del.icio.us
Digg
Slashdot
Technorati
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
註 冊 管 理
課 程 目 錄
2009年 教育訓練課程
全部課程
|
新竹
|
台北
全部分類
Advance with Engineer Explorer Series
Q3-43
Incisive Comprehensive Coverage - v6.2
新竹
8/11 - 8/11
1天
我要報名
Custom IC Design
Course Map
Q3-10
Analog Modeling with Verilog -A - v6.0
新竹
7/28 - 7/28
1天
我要報名
Q3-06
Skill Language Programming -v5.1.41
新竹
8/20 - 8/21
2天
我要報名
Q3-11
Virtuoso AMS Designer - v6.1.2
新竹
9/07 - 9/07
1天
我要報名
Q3-07
Virtuoso Analog Design Environment & Spectre - v5.1.41
新竹
7/20 - 7/21
2天
我要報名
Q3-01
Virtuoso Layout Editor - v5.1.41
新竹
7/27 - 7/27
1天
我要報名
Q3-08
Virtuoso Spectre RF - v5.1.41
新竹
8/12 - 8/13
2天
我要報名
Q3-09
Virtuoso UltraSim Full-Chip Simulator - v6.0
新竹
8/10 - 8/10
1天
我要報名
Q3-03
Virtuoso XL Layout Editor - v5.1.41
新竹
8/06 - 8/07
2天
我要報名
Design for manufacturing catalog
Course Map
Q3-16
Dracula DRC Verification - v4.8
新竹
9/14 - 9/14
1天
我要報名
Q3-17
Dracula ERC & LVS Verification - v4.8
新竹
9/15 - 9/15
1天
我要報名
Digital IC design catalog
Course Map
Q3-36
Abstract Generator - v5.1.41
新竹
9/21 - 9/21
1天
我要報名
Q3-31
Clock Domain Crossing(CDC) Checking with Conformal - v6.1
新竹
9/18 - 9/18
1天
我要報名
Q3-33
Encounter Conformal Low-Power Verification - 7.2
新竹
8/17 - 8/17
1天
我要報名
Q3-32
EncounterRTL Compiler - v8.1
新竹
8/25 - 8/26
2天
我要報名
Q3-34
Floorplan Physical Synthesis Place & Route Flat- v8.1
新竹
7/29 - 7/31
3天
我要報名
Q3-30
Logic Equivalence Checking with Conformal - v8.1
新竹
9/17 - 9/17
1天
我要報名
Q3-37
SOC Encounter Advanced update-hierarchical & LP - v8.1 (lecture only;General SOCE experience is prerequisite)
新竹
9/16 - 9/16
1天
我要報名
Q3-35
SOC Encounter basic update - flat v8.1 (lecture only;General SOCE experience is prerequisite)
新竹
8/24 - 8/24
1天
我要報名
Functional verification catalog
Course Map
Q3-43
Incisive Comprehensive Coverage - v6.2
新竹
8/11 - 8/11
1天
我要報名
Q3-42
Incisive Simulation (NC Verilog) - v6.2
新竹
8/18 - 8/19
2天
我要報名
Q3-45
Specman Elite Basics v6.1
新竹
9/09 - 9/10
2天
我要報名
Q3-44
System Verilog Testbench Verification -v5.8.3
新竹
7/22 - 7/23
2天
我要報名
Q3-41
Verilog Language and Application 6.2
新竹
9/22 - 9/24
3天
我要報名
Silicon-package-board co-design catalog
Course Map
Q3-53
Allegro Package Designer(APD) - v16
台北
8/18 - 8/19
2天
我要報名
Q3-54
SiP Digital Layout - v16
台北
8/18 - 8/20
3天
我要報名
Training Course Catalogs
Training Home
EMEA
India
North America
China
Japan
Korea
Taiwan
2009年第三季課程表已發佈
網絡系列課程(ILS) 在線學習
Esperan - 提供高質量培訓, 包括 VHDL, Verilog, and SystemC 等培訓
重要訊息
報名方式(注意事項/收費方式)
新竹上課地點
台北上課地點
聯絡益華