教育訓練

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

課程目錄

2012年教育訓練課程全部課程 | 新竹 | 台北全部分類

Custom IC Design

Course Map

Q2-005	Skill Language Programming -v5.1.41	新竹	6/13 - 6/14	2天	我要報名
Q2-010	Virtuoso AMS Designer	新竹	6/28 - 6/28	1天	我要報名
Q2-003	Virtuoso Chip Assembly Router - v11.2.41	新竹	6/21 - 6/22	2天	我要報名

Design for manufacturing catalog

Course Map

Q2-020

Assura DRC/ LVS Rules Writer - v3.1.4

新竹

5/30 - 5/31

2天

截止

Digital IC design catalog

Course Map

Q2-031	Clock Domain Crossing(CDC) Checking with Conformal - v10.1	新竹	6/29 - 6/29	1天	我要報名
Q2-33	Encounter Conformal Low-Power Verification v10.1	新竹	6/12 - 6/12	1天	我要報名
Q2-032	EncounterRTL Compiler - v10.1	新竹	6/05 - 6/06	2天	我要報名
Q2-034	Floorplan Physical Synthesis Place & Route Flat v11.1	新竹	6/18 - 6/20	3天	我要報名

Functional verification catalog

Course Map

Q2-044	System Verilog Language and Application - v9.2	新竹	6/07 - 6/08	2天	我要報名
Q2-041	Verilog Language and Application 9.2	新竹	6/25 - 6/27	3天	我要報名

Silicon-package-board co-design catalog

Course Map

Q2-053	Allegro High-Speed Constraint Management v16.5	台北	5/30 - 5/31	2天	截止
Q2-051-2	Allegro Package Designer(APD) v16	台北	6/05 - 6/07	3天	我要報名
Q2-052-2	SiP Layout v16	台北	6/08 - 6/08	1天	我要報名