Log In
|
Register
|
Resource Library
|
Worldwide
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Cadence Taiwan
>
Training
> 教育訓練
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Company Location
*
Comments:
*
Send Yourself A Copy
注意事項
本教育訓練中心會於報名後以 Email 方式通知是否收到報名資料
如無特殊狀況,所有課程皆如期開課,本公司保留修訂開課日期、變更內容及未達開課人數 (8人) 時取消課程之權利。
本教育訓練中心將於開課前五日與您確認開課狀況。
請於上課前或上課當日付清款項。
為避免影響其他客戶上課權益,若您需要取消報名或延後上課日期,請您務必於開課日七日前主動通知Cadence 教育訓練中心。
若是於七日內未收到取消報名/延後之通知,或參加人員無故缺席,報名單位仍負擔全額之教育訓練費用。
本教育訓練中心採2人1機教學方式。
不接受收現場報名,上課時間禁止錄音或錄影。
所有的課程材料, 將於上課的第一天分發。(教材不可代領)
收費方式
電匯
銀行名稱: 滙豐(台灣)商業銀行股份有限公司
總行代號: 081
分行代號: 0016
帳號: 001-044171-031
公司戶名: 荷蘭商益華國際電腦科技股份有限公司(台灣分公司)
*上課地點停車不便, 故請儘量騎乘機車或搭乘計程車,不便之處敬請見諒。
Register for a Class
Global Course Catalog
EMEA
India
North America
China
Japan
Korea
Taiwan
Singapore
2013年第三季課程表已發佈
網絡系列課程(ILS) 在線學習
Esperan - 提供高質量培訓, 包括 VHDL, Verilog, and SystemC 等培訓
重要訊息
報名方式(注意事項/收費方式)
新竹上課地點
台北上課地點
聯絡益華