Home > Cadence Taiwan > Training > 教育訓練

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Allegro High-Speed Constraint Management v16.6

返回課程目錄
課程安排
上課地點課程起訖日課程天數上課時間限制人數報名狀態
台北2013/12/18 - 12/192天09:30~17:3020人截止

課程種類Silicon-package-board co-design catalog; Silicon-package-board co-design catalog
產品版本v16.6
價格NT$5000 /per-day

Allegro High-Speed Constraint Management v16.6

Category: High-speed

Course Description

This Engineer Explorer course is designed around advanced topics and exploration of the software. This course does not cover basic operations. If you are not actively using the software, then you need to complete the Allegro® PCB Editor, the Allegro Package Designer, or the Allegro Design Entry HDL Front-to-Back Flow course.

In this course, you apply and verify high-speed constraints across a design process. You learn to schedule nets, control impedance on nets, control the propagation delay from your drivers to receivers, and match the propagation delay of driver and receiver pairs.

Learning Objectives

After completing this course, you will be able to:

  • Define specific net scheduling of high-speed nets
  • Match the propagation delay of nets and connections
  • Define minimum and maximum propagation delays for nets and connections
  • Identify high-speed constraint violations
  • Identify all the high-speed constraints that you can apply to the nets in your designs
  • Create spacing and physical constraints as well as area constraints and class-to-class rules
  • Customize worksheets
  • Create formula-based constraints
  • Create customized constraints using the SKILL® programming language

Software Used in This Course

  • Allegro PCB Design HDL
  • Allegro Design Entry HDL

Software Release(s)

  • SPB 16.6

Course Sessions

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Session 1

  • Database setup
  • User-defined net scheduling

Session 2

  • Propagation delay
  • Relative propagation delay
  • Impedance constraints

Session 3

  • Total etch-length constraints
  • System constraints
  • Physical and spacing constraints

Session 4

  • Formula-based constraints
  • Custom constraints

Audience

  • Logic Designers
  • PCB Designers

Prerequisites

You must have experience with or knowledge of one of the following tools:

  • The Allegro PCB Editor, Allegro Package Designer, or Allegro Design Entry software

Related Courses

相關課程

 Allegro Design Entry HDL Front-to-Back Flow v16.6