Home > Cadence Taiwan > Training > 教育訓練


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Assura DRC/ LVS Rules Writer - v3.1.4

新竹2013/12/04 - 12/052天09:30~17:3030人截止

課程種類Design for manufacturing catalog; Design for manufacturing catalog

Assura Rules Writer v3.1.4

Delivery Method: Instructor-Led

Item Description

The Assura™ Rules Writer course provides complete application instruction for all aspects of verification. The techniques covered are applicable to all technologies and process types:

  • CMOS
  • Bipolar
  • High/low voltage
  • Memory
  • Analog/mixed signal
  • ASIC

Learning Objectives

In this course you will:
  • Learn how to write rules for Assura physical verification
  • Learn how to optimize your rules


Virtuoso® Layout Editor v5.1.41
Assura™ Physical Verification v3.1.4


  • CAD Engineers
  • Design Kit Specialists
  • Layout Designers with CAD background

Special Notes

Optimization and performance techniques are embedded in each respective application section.


The student must have experience with the execution and error resolution of some type of verification tool.

Although not required, exposure to the items listed below will provide the student with a better learning experience.

  • Semiconductor process background
  • Physical design experience
  • SKILL programming experience

Related Courses

Assura RCX Developer