Assura DRC/ LVS Rules Writer - v3.1.4
|新竹||2013/12/04 - 12/05||2天||09:30~17:30||30人||截止|
|課程種類||Design for manufacturing catalog; Design for manufacturing catalog|
Assura Rules Writer v3.1.4Delivery Method: Instructor-Led
The Assura™ Rules Writer course provides complete application instruction for all aspects of verification. The techniques covered are applicable to all technologies and process types:
- High/low voltage
- Analog/mixed signal
Learning Objectives In this course you will:
- Learn how to write rules for Assura physical verification
- Learn how to optimize your rules
Software Virtuoso® Layout Editor v5.1.41
Assura™ Physical Verification v3.1.4
- CAD Engineers
- Design Kit Specialists
- Layout Designers with CAD background
Optimization and performance techniques are embedded in each respective application section.
The student must have experience with the execution and error resolution of some type of verification tool.
Although not required, exposure to the items listed below will provide the student with a better learning experience.
- Semiconductor process background
- Physical design experience
- SKILL programming experience
Related Courses Assura RCX Developer